Memory Structures (epo) Patents (Class 257/E21.645)
-
Publication number: 20130187116Abstract: Disclosed herein is an RRAM device with free-forming conductive filament(s), and various methods of making such an RRAM device. In one example, a device disclosed herein includes a first electrode, a second electrode positioned above the first electrode and a variable resistance material positioned between the first and second electrodes, wherein the variable resistance material is a metal oxide with a plurality of metal nano-crystals embedded therein.Type: ApplicationFiled: January 19, 2012Publication date: July 25, 2013Applicant: GLOBALFOUNDRIES SINGAPORE PTE LTDInventors: Shyue Seng Tan, Wei Zhu, Tu Pei Chen
-
Publication number: 20130182486Abstract: Arrays of memory cells having a common gate terminal and methods of operating and forming the same are described herein. As an example, an array of memory cells may include a group of memory cells each having a resistive storage element coupled to a select device. Each select device includes a first terminal, a second terminal, and a gate terminal, where the gate terminal is common to each memory cell of the group.Type: ApplicationFiled: January 13, 2012Publication date: July 18, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Rajesh N. Gupta, Farid Nemati
-
Patent number: 8486791Abstract: Technology is described herein for manufacturing a three-dimensional 3D stacked memory structure having multiple layers of single crystal silicon or other semiconductor. The multiple layers of single crystal semiconductor are suitable for implementing multiple levels of high performance memory cells.Type: GrantFiled: August 31, 2011Date of Patent: July 16, 2013Assignee: Macronix International Co., Ltd.Inventor: Hang-Ting Lue
-
Publication number: 20130175598Abstract: The technology relates to a damascene word line for a three dimensional array of nonvolatile memory cells. Conductive lines such as silicon are formed over stacked nonvolatile memory structures. Word line trenches separate neighboring ones of the silicon lines. The silicon lines separated by the word line trenches are oxidized, making insulating surfaces in the word line trenches. Word lines are made in the word line trenches.Type: ApplicationFiled: January 10, 2012Publication date: July 11, 2013Applicant: Macronix International Co., Ltd.Inventors: Shih-Hung Chen, Hang-Ting Lue, Yen-Hao Shih
-
Publication number: 20130171785Abstract: A method of forming an NVM cell and a logic transistor uses a semiconductor substrate. A metal select gate of the NVM cell is formed over a high-k dielectric as is metal logic gate of a logic transistor. The logic transistor is formed, including forming source/drains, while the metal select gate of the NVM cell is formed. The logic transistor is protected while the NVM cell is then formed including forming a charge storage region using metal nanocrystals and a metal control gate over a portion of the metal select gate and a portion of the charge storage region over the substrate. The charge storage region is etched to be aligned to the metal control gate.Type: ApplicationFiled: January 4, 2012Publication date: July 4, 2013Inventors: Mehul D. Shroff, Mark D. Hall
-
Patent number: 8476713Abstract: A vertical-type semiconductor device includes a semiconductor substrate having a cell region and a peripheral circuit region, a wordline structure on the cell region of the semiconductor substrate, the wordline structure including a plurality of wordlines stacked on top of each other, a semiconductor structure through the wordline structure, a gate dielectric between the wordline structure and the semiconductor structure, and a dummy wordline structure on the peripheral circuit region, the dummy wordline structure having a vertical structure and including same components as the wordline structure.Type: GrantFiled: October 9, 2009Date of Patent: July 2, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Jun Lee, Woonkyung Lee
-
Publication number: 20130153847Abstract: A resistive memory device capable of improving an integration density is provided. The resistive memory device includes a semiconductor substrate, a plurality of resistive memory cells configured to be stacked on the semiconductor substrate and insulated from one another, where each of the plurality of resistive memory cells includes a switching transistor and a resistive device layer electrically connected to the switching transistor, a common source line electrically connected to the plurality of stacked resistive memory cells, and a bit line electrically connected to the plurality of stacked resistive memory cells and being insulated from the common source line.Type: ApplicationFiled: May 30, 2012Publication date: June 20, 2013Inventors: Nam Kyun PARK, Kang Sik Choi
-
Publication number: 20130153846Abstract: A self-aligning stacked memory cell array structure and method for fabricating such structure. The memory cell array includes a stack of memory cells disposed adjacent to opposing sides of a conductive line that is formed within a trench. The memory cells are stacked such that the memory element surface of each memory cell forms a portion of the sidewall of the conductive line. The conductive line is formed within the trench such that electrical contact is made across the entire memory element surface of each memory cell. Such structure and method for making such structure is a self-aligning process that does not require the use of any additional masks.Type: ApplicationFiled: December 19, 2011Publication date: June 20, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wei-Chih CHIEN, Ming-Hsiu Lee, Shih-Hung Chen
-
Publication number: 20130155771Abstract: A three-dimensional 3D nonvolatile memory device includes vertical channel layers protruding from a substrate; interlayer insulating layers and conductive layer patterns alternately deposited along the vertical channel layers; a barrier metal pattern surrounding each of the conductive layer patterns; a charge blocking layer interposed between the vertical channel layers and the barrier metal patterns; and a diffusion barrier layer interposed between the barrier metal patterns and the charge blocking layer.Type: ApplicationFiled: August 30, 2012Publication date: June 20, 2013Inventor: Suk Goo KIM
-
Patent number: 8466005Abstract: Embodiments of the invention generally relate to memory devices and methods for fabricating such memory devices. In one embodiment, a method for fabricating a resistive switching memory device includes depositing a metallic layer on a lower electrode disposed on a substrate and exposing the metallic layer to an activated oxygen source while heating the substrate to an oxidizing temperature within a range from about 300° C. to about 600° C. and forming a metal oxide layer from an upper portion of the metallic layer during an oxidation process. The lower electrode contains a silicon material and the metallic layer contains hafnium or zirconium. Subsequent to the oxidation process, the method further includes heating the substrate to an annealing temperature within a range from greater than 600° C. to about 850° C. while forming a metal silicide layer from a lower portion of the metallic layer during a silicidation process.Type: GrantFiled: July 22, 2011Date of Patent: June 18, 2013Assignee: Intermolecular, Inc.Inventors: Dipankar Pramanik, Tony P. Chiang, Tim Minvielle, Takeshi Yamaguchi
-
Publication number: 20130126818Abstract: Resistive random access memory (RRAM) using stacked dielectrics and a method for manufacturing the same are disclosed, where a setting power of only 4 ?W, an ultra-low reset power of 2 nW, good switching uniformity and excellent cycling endurance up to 5×109 cycles were achieved simultaneously. Such record high performances were reached in a Ni/GeOx/nano-crystal-TiO2/TaON/TaN RRAM device, where the excellent endurance is 4˜6 orders of magnitude larger than existing Flash memory. The very long endurance and low switching energy RRAM is not only satisfactory for portable SSD in a computer, but may also create new applications such as being used for a Data Center to replace high power consumption hard discs.Type: ApplicationFiled: November 23, 2011Publication date: May 23, 2013Inventors: Albert Chin, Chun-Hu Cheng
-
Publication number: 20130126819Abstract: The present invention relates to resistive memory devices incorporating therein vertical selection transistors and methods for making the same. A memory device comprises a semiconductor substrate having a first type conductivity and a plurality of parallel trenches therein; a plurality of parallel common source lines having a second type conductivity opposite to the first type conductivity formed in the trench bottoms; a plurality of parallel gate electrodes formed on the trench sidewalls with a gate dielectric layer interposed therebetween, the gate electrodes being lower in height than the trench sidewalls; and a plurality of drain regions having the second type conductivity formed in top regions of the trench sidewalls, at least two of the drain regions being formed in each of the trench sidewalls and sharing a respective common channel formed in the each of the trench sidewalls and a respective one of the source lines.Type: ApplicationFiled: April 4, 2012Publication date: May 23, 2013Inventors: Kimihiro Satoh, Yiming Huai, Jing Zhang
-
Patent number: 8445350Abstract: According to an embodiment of a semiconductor device and a method of manufacturing the same, buried gates are formed in a semiconductor substrate including a cell region and a peripheral region, with the cell region and the peripheral region formed to have a step therebetween. Next, a spacer is formed in a region between the cell region and the peripheral region to block an oxidation path between a gate oxide layer and another insulating layer. Embodiments may reduce damage to active regions and prevent IDD failure because a gate pattern is formed on a guard region provided at a periphery of the cell region.Type: GrantFiled: January 10, 2012Date of Patent: May 21, 2013Assignee: Hynix Semiconductor, Inc.Inventor: Dong Hee Han
-
Publication number: 20130121087Abstract: A memory bit cell includes a latch, a write port coupled to the latch, and a read port coupled to the latch. The write port includes a first set of devices having a first threshold voltage and a second set of devices having a second threshold voltage that is greater than the first threshold voltage. The read port includes a third set of devices having a third threshold voltage that is less than the first threshold voltage.Type: ApplicationFiled: November 10, 2011Publication date: May 16, 2013Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Jhon Jhy LIAW
-
Publication number: 20130121056Abstract: The present disclosure includes methods and apparatuses that include resistive memory. A number of embodiments include a first memory cell coupled to a data line and including a first resistive storage element and a first access device, a second memory cell coupled to the data line and including a second resistive storage element and a second access device, an isolation device formed between the first access device and the second access device, a first select line coupled to the first resistive storage element, and a second select line coupled to the second resistive storage element, wherein the second select line is separate from the first select line.Type: ApplicationFiled: November 10, 2011Publication date: May 16, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Zengtao T. Liu, Kirk D. Prall, Mike Violette
-
Patent number: 8440536Abstract: A method for forming a vertical channel transistor in a semiconductor memory device includes: forming a plurality of pillars over a substrate so that the plurality of pillars are arranged in a first direction and a second direction crossing the first direction, and so that each of the pillars has a hard mask pattern thereon; forming an insulation layer to fill a regions between the pillars; forming a mask pattern over a resultant structure including the insulation layer, wherein the mask pattern has openings exposing gaps between each two adjacent pillars in the first direction; etching the insulation layer to a predetermined depth using the mask pattern as an etching barrier to form trenches; and filling the trenches with a conductive material to form word lines extending in the first direction.Type: GrantFiled: June 30, 2011Date of Patent: May 14, 2013Assignee: Hynix Semiconductor Inc.Inventor: Jin-Ki Jung
-
Patent number: 8440471Abstract: A method of flash-RAM memory includes non-volatile random access memory (RAM) formed on a monolithic die and non-volatile page-mode memory formed on top of the non-volatile RAM, the non-volatile page-mode memory and the non-volatile RAM reside on the monolithic die. The non-volatile RAM is formed of stacks of magnetic memory cells arranged in three-dimensional form for higher density and lower costs.Type: GrantFiled: January 6, 2012Date of Patent: May 14, 2013Assignee: Avalanche Technology, Inc.Inventors: Rajiv Yadav Ranjan, Parviz Keshtbod, Mahmud Assar
-
Patent number: 8436415Abstract: A memory string comprises: a first semiconductor layer including a columnar portion extending in a stacking direction on a substrate; a first charge storage layer surrounding the columnar portion; and a plurality of first conductive layers stacked on the substrate so as to surround the first charge storage layer. A select transistor comprises: a second semiconductor layer in contact with an upper surface of the columnar portion and extending in the stacking direction; a second charge storage layer surrounding the second semiconductor layer; and a second conductive layer deposited above the first conductive layer to surround the second charge storage layer. The second charge storage layer is formed from a layer downward of the second conductive layer to an upper end vicinity of the second conductive layer, and is not formed in a layer upward of the upper end vicinity.Type: GrantFiled: March 15, 2010Date of Patent: May 7, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Masaru Kidoh, Ryota Katsumata, Masaru Kito, Yoshiaki Fukuzumi, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Tomoko Fujiwara, Hideaki Aochi, Ryouhei Kirisawa, Yoshimasa Mikajiri, Shigeto Oota
-
Publication number: 20130105877Abstract: A non-volatile memory device includes a substrate including an active region and a field region, selection transistors and cell transistors on the active region, bit line contacts on the bridge portions, and shared bit lines electrically connected to the bit line contacts. The active region includes string portions and bridge portions. The string portions extends in a first direction and is arranged in a second direction substantially perpendicular to the first direction, and the bridge portions connects at least two adjacent string portions. Each bridge portion has a length in the first direction equal to or longer than about twice a width of each bit line contact in the first direction.Type: ApplicationFiled: September 13, 2012Publication date: May 2, 2013Inventors: Kyoung-Hoon KIM, Hong-Soo KIM, Hoo-Sung CHO
-
Publication number: 20130105757Abstract: A phase change memory device includes a plurality of word lines, a plurality of lower electrodes, and a plurality of phase change material patterns. The plurality of word lines extend in a first direction and the plurality of word lines are arranged along a second direction perpendicular to the first direction. The lower electrodes are on the word lines and the lower electrodes are arranged in a direction diagonal to the first direction by a first angle. Each of the plurality of phase change material patterns are on a corresponding one of the plurality of lower electrodes.Type: ApplicationFiled: June 4, 2012Publication date: May 2, 2013Inventors: Tae-Jin PARK, Ki-Hoon DO, Myung-Jin KANG
-
Publication number: 20130107604Abstract: Methods for producing RRAM resistive switching elements having optimal switching behavior include crystalline phase structural changes. Structural changes indicative of optimal switching behavior include hafnium oxide phases in an interfacial region between a resistive switching layer and an electrode.Type: ApplicationFiled: October 26, 2011Publication date: May 2, 2013Applicant: INTERMOLECULAR, INC.Inventors: Yun Wang, Tony Chiang, Imran Hashim, Vidyut Gopal
-
Patent number: 8426925Abstract: A memory device includes a plurality of isolations and trench fillers arranged in an alternating manner in a direction, a plurality of mesa structures between the isolations and trench fillers, and a plurality of word lines each overlying a side surface of the respective mesa. In one embodiment of the present invention, the width measured in the direction of the trench filler is smaller than that of the isolation, each mesa structure includes at least one paired source/drain regions and at least one channel base region corresponding to the paired source/drain regions, and each of the word lines is on a side surface of the mesa structure, adjacent the respective isolation, and is arranged adjacent the channel base region.Type: GrantFiled: November 12, 2010Date of Patent: April 23, 2013Assignee: Nanya Technology Corp.Inventors: Ying Cheng Chuang, Ping Cheng Hsu, Sheng Wei Yang, Ming Cheng Chang, Hung Ming Tsai
-
Patent number: 8426904Abstract: A semiconductor device includes a plurality of nonvolatile memory cells (1). Each of the nonvolatile memory cells comprises a MOS type first transistor section (3) used for information storage, and a MOS type second transistor section (4) which selects the first transistor section. The second transistor section has a bit line electrode (16) connected to a bit line, and a control gate electrode (18) connected to a control gate control line. The first transistor section has a source line electrode (10) connected to a source line, a memory gate electrode (14) connected to a memory gate control line, and a charge storage region (11) disposed directly below the memory gate electrode. A gate withstand voltage of the second transistor section is lower than that of the first transistor section.Type: GrantFiled: September 1, 2011Date of Patent: April 23, 2013Assignees: Renesas Electronics Corporation, Hitachi ULSI Systems Co., Ltd.Inventors: Toshihiro Tanaka, Yukiko Umemoto, Mitsuru Hiraki, Yutaka Shinagawa, Masamichi Fujito, Kazufumi Suzukawa, Hiroyuki Tanikawa, Takashi Yamaki, Yoshiaki Kamigaki, Shinichi Minami, Kozo Katayama, Nozomu Matsuzaki
-
Publication number: 20130095633Abstract: Disclosed herein a method of manufacturing a variable resistance memory, which comprises: forming a conductive plug on a substrate; forming a variable resistance film above the substrate, the variable resistance film covering a top surface of the conductive plug; forming an insulating interlayer above the substrate, the insulating interlayer covering a top surface of the conductive plug; forming a hole in the insulating interlayer by removing a part of the insulating interlayer disposed above the conductive plug; and forming a first electroconductive film in the hole extending from a top surface of the insulating interlayer so as to be in contact with the variable resistance film and to be electrically connected with the conductive plug via the variable resistance film.Type: ApplicationFiled: October 10, 2012Publication date: April 18, 2013Applicant: Elpida Memory, Inc.Inventor: Elpida Memory, Inc.
-
Patent number: 8421137Abstract: A device includes a magnetic tunnel junction (MTJ) structure and a cap layer in contact with the MTJ structure. The device also includes a spin-on material layer in contact with a sidewall portion of the cap layer and a conducting layer in contact with at least the spin-on material layer and a portion of the MTJ structure. The cap layer has been etched to expose a portion of an electrode contact layer of the MTJ structure. The conducting layer is in electrical contact with the exposed portion of the electrode contact layer of the MTJ structure.Type: GrantFiled: April 28, 2010Date of Patent: April 16, 2013Assignee: QUALCOMM IncorporatedInventors: Xia Li, Seung H. Kang, Xiaochun Zhu
-
Patent number: 8415728Abstract: A memory device includes a mesa structure and a word line. The mesa structure, having two opposite side surfaces, includes at least one pair of source/drain regions and at least one channel base region corresponding to the pair of source/drain regions formed therein. The word line includes two linear sections and at least one interconnecting portion. Each linear section extends on the respective side surface of the mesa structure, adjacent to the channel base region. The at least one interconnecting portion penetrates through the mesa structure, connecting the two linear sections.Type: GrantFiled: November 12, 2010Date of Patent: April 9, 2013Assignee: Nanya Technology Corp.Inventors: Ying Cheng Chuang, Ping Cheng Hsu, Sheng Wei Yang, Ming Cheng Chang, Hung Ming Tsai
-
Patent number: 8415721Abstract: Field Side Sub-bitline NOR-type (FSNOR) flash array and the methods of fabrication are disclosed. The field side sub-bitlines of the invention formed with the same impurity type as the memory cells' source/drain electrodes along the two sides of field trench oxide link all the source electrodes together and all the drain electrodes together, respectively, for a string of semiconductor Non-Volatile Memory (NVM) cells in a NOR-type flash array of the invention. Each field side sub-bitline is connected to a main metal bitline through a contact at its twisted point in the middle. Because there are no contacts in between the linked NVM cells' electrodes in the NOR-type flash array of the invention, the wordline pitch and the bitline pitch can be applied to the minimum geometrical feature of a specific technology node. The NOR-type flash array of the invention provides at least as high as those in the conventional NAND flash array in cell area density.Type: GrantFiled: May 23, 2011Date of Patent: April 9, 2013Assignee: FlashSilicon IncorporationInventor: Lee Wang
-
Patent number: 8410480Abstract: The present invention discloses a CMOS-MEMS cantilever structure. The CMOS-MEMS cantilever structure includes a substrate, a circuit structure, and a cantilever beam. The substrate has a circuit area and a sensor unit area defined thereon. The circuit structure is formed in the circuit area. The cantilever beam is disposed in the sensor unit area with one end floating above the substrate and the other end connecting to the circuit structure. With the above arrangement, the manufacturing process of CMOS-MEMS cantilever structure of this invention can be simplified. Furthermore, the structure of the cantilever beam is thinned down and therefore has a higher sensitivity.Type: GrantFiled: February 19, 2010Date of Patent: April 2, 2013Assignee: National Chip Implementation Center National Applied Research LaboratoriesInventors: Chin-Fong Chiu, Ying Zong Juang, Hann Huei Tsai, Sheng-Hsiang Tseng, Chen-Fu Lin
-
Patent number: 8404554Abstract: The method of manufacturing a semiconductor device includes a first conductor over a semiconductor substrate; forming a first insulator over the first conductor; forming a second insulator, having an etching characteristic different from an etching characteristic of the first insulator, over the first insulator; forming a second conductor on the second insulator, the second conductor being in contact with the second insulator; forming a third insulator, having an etching characteristic different from the etching characteristic of the second insulator, over the second conductor; forming a first contact hole though the third insulator and the second conductor, the first contact hole exposing the second insulator; forming a second contact hole through the third insulator and the first insulator, the second contact hole exposing the first conductor; forming a third conductor in the first contact hole, wherein a side wall of the third conductor is electrically connected to a side wall of the second conductor; formType: GrantFiled: July 20, 2010Date of Patent: March 26, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Taiji Ema, Tohru Anezaki
-
Publication number: 20130069186Abstract: According to one embodiment, a magnetoresistive element comprises a first magnetic layer having a magnetization direction invariable and perpendicular to a film surface, a tunnel barrier layer formed on the first magnetic layer, and a second magnetic layer formed on the tunnel barrier layer and having a magnetization direction variable and perpendicular to the film surface. The first magnetic layer includes an interface layer formed on an upper side in contact with a lower portion of the tunnel barrier layer, and a main body layer formed on a lower side and serving as an origin of perpendicular magnetic anisotropy. The interface layer includes a first area provided on an inner side and having magnetization, and a second area provided on an outer side to surround the first area and having magnetization smaller than the magnetization of the first area or no magnetization.Type: ApplicationFiled: September 14, 2012Publication date: March 21, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masaru TOKO, Masahiko NAKAYAMA, Akihiro NITAYAMA, Tatsuya KISHI, Hisanori AIKAWA, Hiroaki YODA
-
Publication number: 20130069028Abstract: Select devices for memory cell applications and methods of forming the same are described herein. As an example, one or more non-ohmic select devices can include at least two tunnel barrier regions formed between a first metal material and a second metal material, and a third metal material formed between each of the respective at least two tunnel barrier regions. The non-ohmic select device is a two terminal select device that supports bi-directional current flow therethrough.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: David H. Wells, Bhaskar Srinivasan, John K. Zahurak
-
Publication number: 20130070511Abstract: Select devices for memory cell applications and methods of forming the same are described herein. As an example, one or more memory cells comprise a a select device structure including a two terminal select device having a current-voltage (I-V) profile associated therewith, and a non-ohmic device in series with the two terminal select device. The combined two terminal select device and non-ohmic device provide a composite I-V profile of the select device structure that includes a modified characteristic as compared to the I-V profile, and the modified characteristic is based on at least one operating voltage associated with the memory cell.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: David H. Wells, D.V. Nirmal Ramaswamy
-
Publication number: 20130062680Abstract: According to one embodiment, a semiconductor memory includes a memory cell in a memory cell array which is provided in a semiconductor substrate and which includes a first active region surrounded by a first isolation insulator, a transistor in a transistor region which is provided in the semiconductor substrate and which includes second active regions surrounded by a second isolation insulator. The second isolation insulator includes a first film, and a second film between the first film and the second active region, and the upper surface of the first film is located closer to the bottom of the semiconductor substrate than the upper surface of the second film.Type: ApplicationFiled: March 7, 2012Publication date: March 14, 2013Inventors: Yoshiko KATO, Masato Endo, Mitsuhiko Noda, Mitsuhiro Noguchi
-
Patent number: 8395190Abstract: Provided is a three-dimensional semiconductor memory device. The three-dimensional semiconductor memory device includes a substrate that has a cell array region including a pair of sub-cell regions and a strapping region interposed between the pair of sub-cell regions. A Plurality of sub-gates are sequentially stacked on the substrate in each of the sub-cell regions, and interconnections are electrically connected to extensions of the stacked sub-gates, respectively, which extend into the strapping region. Each of the interconnections is electrically connected to the extensions of the sub-gate which are disposed in the pair of the sub-cell regions, respectively, and which are located at the same level.Type: GrantFiled: November 10, 2010Date of Patent: March 12, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sunil Shim, Sunghoi Hur, Hansoo Kim, Jaehoon Jang, Hoosung Cho
-
Publication number: 20130048936Abstract: A fine pitch phase change random access memory (“PCRAM”) design and method of fabricating same are disclosed. One embodiment is a phase change memory (“PCM”) cell comprising a spacer defining a rectangular reaction area and a phase change material layer disposed within the reaction area. The PCM cell further comprises a protection layer disposed over the GST film layer and within the area defined by the spacer; and a capping layer disposed over the protection layer and the spacer.Type: ApplicationFiled: August 24, 2011Publication date: February 28, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tsun-Kai Tsao, Ming-Huei Shen, Shih-Chang Liu, Yeur-Luen Tu, Chia-Shiung Tsai
-
Patent number: 8383482Abstract: A method of fabricating a semiconductor memory device includes alternately and repeatedly stacking sacrificial layers and insulating layers on a substrate, forming an active pattern penetrating the sacrificial layers and the insulating layers, continuously patterning the insulating layers and the sacrificial layers to form a trench, removing the sacrificial layers exposed in the trench to form recess regions exposing a sidewall of the active pattern, forming an information storage layer on the substrate, forming a gate conductive layer on the information storage layer, such that the gate conductive layer fills the recess regions and defines an empty region in the trench, the empty region being surrounded by the gate conductive layer, and performing an isotropic etch process with respect to the gate conductive layer to form gate electrodes in the recess regions, such that the gate electrodes are separated from each other.Type: GrantFiled: April 5, 2010Date of Patent: February 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jinho Kim, Byoungkeun Son, Hansoo Kim, Wonjun Lee, Daehyun Jang
-
Publication number: 20130043452Abstract: Structures and methods to enhance cycling endurance of BEOL memory elements are disclosed. In some embodiments, a memory element can include a support layer having a smooth and planar upper surface as deposited or as created by additional processing. A first electrode is formed the smooth and planar upper surface. The support layer can be configured to influence the formation of the first electrode to determine a substantially smooth surface of the first electrode. The memory element is formed over the first electrode having the substantially smooth surface, the memory element including one or more layers of an insulating metal oxide (IMO) operative to exchange ions to store a plurality of resistive states. The substantially smooth surface of the first electrode provides for uniform current densities through unit cross-sectional areas of the IMO. The memory element can include one or more layers of a conductive metal oxide (CMO).Type: ApplicationFiled: August 15, 2011Publication date: February 21, 2013Applicant: UNITY SEMICONDUCTOR CORPORATIONInventors: Rene Meyer, Jian Wu, Julie Casperson Brewer
-
Publication number: 20130043522Abstract: A method of forming a semiconductor structure is provided. A substrate having a cell area and a periphery area is provided. A stacked structure including a gate oxide layer, a floating gate and a first spacer is formed on the substrate in the cell area and a resistor is formed on the substrate in the periphery area. At least two doped regions are formed in the substrate beside the stacked structure. A dielectric material layer and a conductive material layer are sequentially formed on the substrate. A patterned photoresist layer is formed on the substrate to cover the stacked structure and a portion of the resistor. The dielectric material layer and the conductive material layer not covered by the patterned photoresist layer are removed, so as to form an inter-gate dielectric layer and a control gate on the stacked structure, and simultaneously form a salicide block layer on the resistor.Type: ApplicationFiled: September 25, 2011Publication date: February 21, 2013Applicant: MAXCHIP ELECTRONICS CORP.Inventors: Chen-Chiu Hsu, Tung-Ming Lai, Kai-An Hsueh, Ming-De Huang
-
Patent number: 8378497Abstract: Methods of forming a contact structure in a semiconductor device include providing a semiconductor substrate including active regions and word lines crossing the active regions. A first interlayer dielectric layer is formed on the semiconductor substrate. Direct contact plugs are formed extending through the first interlayer dielectric layer to contact selected ones of the active regions. Bit line structures are formed on the first interlayer dielectric layer and crossing the word lines that are coupled to the selected ones of the active regions by the direct contact plugs. A second interlayer dielectric layer is formed on the semiconductor substrate including the bit line structures. Barrier patterns are formed extending in parallel with bit line structures and into the second interlayer dielectric layer. Mask patterns are formed overlying an entirety of top surfaces of the direct contact plugs on the second interlayer dielectric layer and the bit line structures.Type: GrantFiled: April 13, 2010Date of Patent: February 19, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Seong-Goo Kim, Hyeong-Sun Hong, Dong-Hyun Kim, Nam-Jung Kang
-
Publication number: 20130040408Abstract: An exemplary method of forming a variable resistance memory may include forming first source/drain regions in a substrate, forming gate line structures and conductive isolation patterns buried in the substrate with the first source/drain regions interposed therebetween, and forming lower contact plugs on the first source/drain regions. The forming of lower contact plugs may include forming a first interlayer insulating layer, including a first recess region exposing the first source/drain regions adjacent to each other in a first direction, forming a conductive layer in the first recess region, patterning the conductive layer to form preliminary conductive patterns spaced apart from each other in the first direction, and patterning the preliminary conductive patterns to form conductive patterns spaced apart from each other in a second direction substantially orthogonal to the first direction.Type: ApplicationFiled: August 8, 2012Publication date: February 14, 2013Inventors: KyungTae Nam, Ki Joon Kim, Youngnam Hwang
-
Publication number: 20130037872Abstract: Disclosed is a non-volatile, ferroelectric random access memory (F-RAM) device and a method for fabricating a damascene self-aligned F-RAM that allows for the formation of a ferroelectric capacitor with separated PZT layers aligned with a preexisting, three dimensional (3-D) transistor structure.Type: ApplicationFiled: August 8, 2012Publication date: February 14, 2013Applicant: Ramtron International CorporationInventors: Shan SUN, Thomas E. DAVENPORT, John CRONIN
-
Publication number: 20130037777Abstract: A variable resistance non-volatile storage device includes: a first line which includes a barrier metal layer and a main layer, and fills an inside of a line trench formed in a first interlayer insulating layer; a first electrode covering a top surface of the first line and comprising a precious metal; memory cell holes formed in a second interlayer insulating layer; a variable resistance layer formed in the memory cell holes and connected to the first electrode; and second lines covering the variable resistance layer and the memory cell holes, wherein in an area near the memory cell holes, the main layer is covered with the barrier metal layer and the first electrode in an arbitrary widthwise cross section of the first line.Type: ApplicationFiled: April 21, 2011Publication date: February 14, 2013Inventors: Takumi Mikawa, Haruyuki Sorada
-
Publication number: 20130034945Abstract: Provided is a method of fabricating a nonvolatile memory device.Type: ApplicationFiled: June 29, 2012Publication date: February 7, 2013Inventor: Chan-Jin Park
-
Patent number: 8368134Abstract: A nonvolatile memory device and method for fabricating the same are provided. The method for fabricating the nonvolatile memory device comprises providing a substrate. A tunnel insulating layer and a first conductive layer are formed in the substrate. A trench is formed through the first conductive layer and the tunnel insulating layer, wherein a portion of the substrate is exposed from the trench. A first insulating layer is formed in the trench. A second insulating layer is formed on sidewalls of the first insulating layer. A third insulating layer is conformably formed in the trench, covering the first insulating layer on a bottom portion of the trench and the second insulating layer on the sidewalls of the trench, wherein thickness of the third insulating layer on the sidewalls is thinner than that on the bottom of the trench. A control gate is formed on the third insulating layer in the trench.Type: GrantFiled: April 26, 2010Date of Patent: February 5, 2013Assignee: Nanya Technology CorporationInventors: Ming-Cheng Chang, Chih-Hsiung Hung, Mao-Ying Wang, Wei-Hui Hsu
-
Publication number: 20130029469Abstract: A nonvolatile semiconductor memory apparatus including a substrate, lower-layer electrode wires provided on the substrate, an interlayer insulating layer provided with contact holes at locations respectively opposite to the lower-layer electrode wires, resistance variable layers which are respectively connected to the lower-layer electrode wires; and non-ohmic devices which are respectively provided on the resistance variable layers. The non-ohmic devices each has a laminated-layer structure including plural semiconductor layers, a laminated-layer structure including a metal electrode layer and an insulator layer, or a laminated-layer structure including a metal electrode layer and a semiconductor layer.Type: ApplicationFiled: July 31, 2012Publication date: January 31, 2013Inventors: Takumi MIKAWA, Takeshi TAKAGI
-
Publication number: 20130026437Abstract: A method for fabricating a resistance variable memory device, includes: providing a substrate having first contacts and second contacts, where the second contacts do not overlap the first contacts; forming a line pattern over the substrate, the line pattern overlapping a first line and including a stacked structure of a first electrode, a resistor, and a second electrode; forming a first contact hole to expose the second contact; forming an insulating spacer on a sidewall of the first contact hole; forming a third contact to fill the first contact hole having the insulating spacer formed therein; and forming a third electrode over the third contact such that the third electrode overlaps a second line extending in a second direction and is cut open over the first contact, where the first and second contacts are alternately arranged on the second line.Type: ApplicationFiled: December 28, 2011Publication date: January 31, 2013Inventors: Seok-Pyo SONG, Sung-Woong Chung, Jae-Yun Yi, Hye-Jung Choi
-
Publication number: 20130026579Abstract: A method for manufacturing a semiconductor device includes forming a first dummy gate on a substrate, performing a doping process to the substrate, thereby forming a source and a drain at sides of the first dummy gate, performing a first high temperature annealing to activate the source and drain, forming an inter-layer dielectric (ILD) material on the substrate, removing the first dummy gate to create an ILD trench, forming a first high-k dielectric layer within the ILD trench, forming a first dummy cap portion within the ILD trench over the first high-k dielectric layer, performing a second high-temperature annealing to reduce defects in the first high-k dielectric layer, and thereafter, replacing the first dummy cap portion with a first metal gate electrode.Type: ApplicationFiled: July 26, 2011Publication date: January 31, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wei-Yuan Lu, Kuan-Chung Chen, Chun-Fai Cheng
-
Publication number: 20130028023Abstract: Some embodiments include apparatus and methods having memory cells located in different device levels of a device, at least a portion of a transistor located in a substrate of the device, and a data line coupled to the transistor and the memory cells. The data line can be located between the transistor and the memory cells. Other embodiments including additional apparatus and methods are described.Type: ApplicationFiled: July 27, 2011Publication date: January 31, 2013Inventor: Toru Tanzawa
-
Publication number: 20130028003Abstract: Embodiments of the invention generally include a method of forming a nonvolatile memory device that contains a resistive switching memory element that has an improved device switching performance and lifetime, due to the addition of a current limiting component disposed therein. In one embodiment, the current limiting component comprises at least one layer of resistive material that is configured to improve the switching performance and lifetime of the formed resistive switching memory element. The electrical properties of the formed current limiting layer, or resistive layer, are configured to lower the current flow through the variable resistance layer during the logic state programming steps (i.e., “set” and “reset” steps) by adding a fixed series resistance in the formed resistive switching memory element found in the nonvolatile memory device.Type: ApplicationFiled: January 18, 2012Publication date: January 31, 2013Applicant: INTERMOLECULAR, INC.Inventors: Yun Wang, Imran Hashim, Tony Chiang
-
Patent number: 8361874Abstract: A polysilicon film to be a resistor element is formed on a resistor element formation region of a semiconductor substrate while a polysilicon gate and high concentration impurity regions are formed on a transistor formation region. Thereafter, an insulating film is formed on the entire surface of the semiconductor substrate. Then, a photoresist film is formed to cover the transistor formation region, and a conductive impurity is ion-implanted into the polysilicon film. Next, the photoresist film is removed by ashing.Type: GrantFiled: March 28, 2011Date of Patent: January 29, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Akira Eguchi