Spherical Bumps On Substrate For External Connection, E.g., Ball Grid Arrays (bga) (epo) Patents (Class 257/E23.069)
-
Patent number: 8350375Abstract: Disclosed is a flipchip scheme where power and ground bumps are arranged in a striped configuration. Specifically, there are a plurality of lines of power bumps, and a plurality of lines of ground bumps. Each line of power bumps is interconnected by a mesh core power bus, and each line of ground bumps is interconnected by a mesh core ground bus. The busses are shorted across the bumps without having to use metal tab extensions. This arrangement provides that: signal routing can be provided between the lines of bumps; and/or the mesh core power busses can be provided as being wider in order to provide improved power mesh performance and/or in order to reduce or eliminate the metal required on the second top-most metal layer.Type: GrantFiled: May 15, 2008Date of Patent: January 8, 2013Assignee: LSI Logic CorporationInventors: Anwar Ali, Kalyan Doddapaneni, Wilson Leung
-
Patent number: 8350383Abstract: An IC chip package, in one embodiment, may include an IC chip including an upper surface including an overhang extending beyond a sidewall of the IC chip, and underfill material about the sidewall and under the overhang. The overhang prevents underfill material from extending over an upper surface of the IC chip. In another embodiment, a ball grid array (BGA) is first mounted to landing pads on a lower of two joined IC chip packages. Since the BGA is formed on the lower IC chip package first, the BGA acts as a dam for the underfill material thereon. The underfill material extends about the respective IC chip and surrounds a bottom portion of a plurality of solder elements of the BGA and at least a portion of respective landing pads thereof.Type: GrantFiled: July 16, 2009Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Publication number: 20130001778Abstract: A bump-on-trace (BOT) structure is described. The BOT structure includes a first work piece with a metal trace on a surface of the first work piece, wherein the metal trace has a first axis. The BOT structure further includes a second work piece with an elongated metal bump, wherein the elongated metal bump has a second axis, wherein the second axis is at a non-zero angle from the first axis. The BOT structure further includes a metal bump, wherein the metal bump electrically connects the metal trace and the elongated metal bump. A package having a BOT structure and a method of forming the BOT structure are also described.Type: ApplicationFiled: September 11, 2012Publication date: January 3, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yuh Chern SHIEH, Han-Ping PU, Yu-Feng CHEN, Tin-Hao KUO
-
Patent number: 8344490Abstract: A semiconductor device is disclosed that includes a support substrate, a first semiconductor element that is mounted on one side of the support substrate, a second semiconductor element including a high frequency electrode that is mounted on the one side of the support substrate, a via hole that is provided at the support substrate in relation to the high frequency electrode, and an external connection electrode that is provided on the other side of the support substrate in relation to the via hole.Type: GrantFiled: March 13, 2008Date of Patent: January 1, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Yoshitaka Aiba, Tetsuya Fujisawa, Yoshiyuki Yonoda
-
Patent number: 8344521Abstract: A semiconductor device includes a semiconductor package, a circuit board, an interconnection electrically connecting the semiconductor package and the circuit board, and a wiring structure. The wiring structure includes a through hole, a contact disposed at the through hole and a lead pattern extending from the contact. The wiring structure is disposed between the semiconductor package and the circuit board. The interconnection passes through the through hole and connects with the contact.Type: GrantFiled: June 8, 2010Date of Patent: January 1, 2013Assignee: Fujitsu LimitedInventor: Mitsuo Suehiro
-
Publication number: 20120326308Abstract: A WLP device is provided with a flange shaped UBM or an embedded partial solder ball UBM on top of a copper post style circuit connection.Type: ApplicationFiled: September 10, 2012Publication date: December 27, 2012Applicant: Maxim Integrated Products, Inc.Inventors: Rey ALVARADO, Tie WANG, Arkadii SAMOILOV
-
Publication number: 20120326305Abstract: A semiconductor package includes: a dielectric layer having opposing first and second surfaces and side surfaces; a copper wiring layer disposed on the first surface of the dielectric layer and having extension pads; a surface processing layer disposed on the wiring layer; a semiconductor chip disposed on the wiring layer and electrically connected to the surface processing layer; and an encapsulant disposed on the first surface of the dielectric layer for encapsulating the semiconductor chip, the wiring layer and the surface processing layer while exposing the second surface of the dielectric layer. Further, vias are disposed between the side surfaces of the dielectric layer and the encapsulant such that the extension pads are exposed from the vias so as for solder balls to be disposed thereon. Due to improved electrical connection between the copper and solder materials, the electrical connection quality of the package is improved.Type: ApplicationFiled: September 23, 2011Publication date: December 27, 2012Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Liang-Yi Hung, Yu Cheng Pai, Ming Chen Sun, Chun Hsien Lin
-
Publication number: 20120326306Abstract: The present invention relates to a package on package (POP) package and a manufacturing method thereof, and provides a POP package and a manufacturing method thereof in which the POP package can be implemented by using a transfer mold method without employing a top gate mold method. To this end, the present invention comprises: a lower semiconductor package which includes a first solder ball and a semiconductor chip formed on the upper surface of a substrate, and a mold for molding the semiconductor chip and the solder ball so that a part of the first solder ball may be exposed; and an upper semiconductor package which is stacked so that a connection is made to an exposed part of a second solder ball through the second solder ball formed on the lower surface.Type: ApplicationFiled: December 29, 2010Publication date: December 27, 2012Inventor: Hyun Woo Lee
-
Publication number: 20120319274Abstract: A circuit substrate having a mounting surface on which a semiconductor chip is mounted and at least one connection pad formed on the mounting surface is connected to a support plate having at least one mounting portion with a diameter larger than a diameter of the connection pad, through a truncated-cone-shaped solder layer which is formed from at least one solder ball on the basis of a difference between the diameter of the mounting portion and the diameter of the connection pad. The resin layer is formed between the mounting surface of the circuit substrate and the support plate and the support plate is subsequently removed, whereby a truncated-cone-shaped via is formed in the resin layer along the truncated-cone-shaped solder layer. A reflow process is thereafter performed, whereby the truncated-cone-shaped solder layer is formed into a spherical solder layer within the truncated-cone-shaped via.Type: ApplicationFiled: June 19, 2012Publication date: December 20, 2012Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Koichi TANAKA, Nobuyuki KURASHIMA, Hajime IIZUKA, Tetsuya KOYAMA
-
Publication number: 20120319275Abstract: A BGA type semiconductor device includes: a substrate having wirings and electrodes; a semiconductor element disposed on the substrate, having a rectangular plan shape, and a plurality of electrodes disposed along each side of the semiconductor element; a plurality of wires connecting the electrodes on the semiconductor element with the electrodes on the substrate; a heat dissipation member disposed on the substrate, covering the semiconductor element, and having openings formed in areas facing apex portions of the plurality of wires connected to the electrodes formed along each side of the semiconductor element; and a sealing resin member for covering and sealing the semiconductor element and heat dissipation member.Type: ApplicationFiled: August 28, 2012Publication date: December 20, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Tomoyuki Fukuda, Yoshihiro Kubota, Hiroshi Ohtsubo, Yuichi Asano
-
Patent number: 8334586Abstract: Stacked semiconductor chips. One embodiment provides a device having a first body. A first power semiconductor chip and first external contact elements is provides. A second body includes a second semiconductor chip and second external contact elements. The second body is placed over the first body. The first external contact elements and the second external contact elements define a first plane.Type: GrantFiled: May 18, 2011Date of Patent: December 18, 2012Assignee: Infineon Technologies AGInventors: Ralf Otremba, Josef Hoeglauer, Xaver Schloegel, Soon Hock Tong, Kwai Hong Wong
-
Patent number: 8334595Abstract: A silicon contactor of which a side contacts test terminals of a semiconductor testing device and of which an other side contacts ball leads of a semiconductor device so as to be used in the semiconductor testing device, including: conductive silicon parts which are formed opposite to the ball leads and/or the test terminals and include silicon rubber and conductive powders; and an insulating silicon part which is formed by filling silicon rubber among areas of the conductive silicon parts, which do not contact the ball leads, and supports the conductive silicon parts, wherein the conductive powders of the conductive silicon parts include plate type powders. Therefore, the plate type powders are used as the conductive powders of the conductive silicon parts to improve contact characteristics between the conductive silicon parts and the semiconductor device.Type: GrantFiled: April 7, 2009Date of Patent: December 18, 2012Assignee: ISC Technology Co., Ltd.Inventor: Young Seok Jung
-
Publication number: 20120313243Abstract: A chip-scale package includes an encapsulating layer, a chip embedded in the encapsulating layer and having an active surface exposed from the encapsulating layer, a buffering dielectric layer formed on the encapsulating layer and the chip, a build-up dielectric layer formed on the buffering dielectric layer, and a circuit layer formed on the build-up dielectric layer and having conductive blind vias penetrating the build-up dielectric layer and being in communication with the openings of the buffering dielectric layer and electrically connected to the chip, wherein the build-up dielectric layer and the buffering dielectric layer are made of different materials. Therefore, delamination does not occur between the buffering dielectric layer and the encapsulating layer, because the buffering dielectric layer is securely bonded to the encapsulating layer and the buffering dielectric layer is evenly distributed on the encapsulating layer.Type: ApplicationFiled: August 30, 2011Publication date: December 13, 2012Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chiang-Cheng Chang, Hung-Wen Liu, Hsi-Chang Hsu, Hsin-Yi Liao, Shih-Kuang Chiu
-
Publication number: 20120313244Abstract: In one embodiment, a semiconductor package may include a semiconductor chip having a chip pad formed on a first surface thereof, a sealing member for sealing the semiconductor chip and exposing the first surface of the semiconductor chip, a conductive wiring overlying a part of the first surface of the semiconductor chip and directly contacting a part of an upper surface of the sealing member. The conductive wiring further contacts the pad. The semiconductor package may also include an encapsulant covering the conductive wiring and having openings for exposing parts of the conductive wiring.Type: ApplicationFiled: August 26, 2012Publication date: December 13, 2012Inventors: Jong-gi Lee, Sang-wook Park, Ji-seok Hong
-
Patent number: 8330264Abstract: This invention discloses an electronic package for containing a vertical semiconductor chip that includes a laminated board having a via connector and conductive traces distributed on multiple layers of the laminated board connected to the via connector. The semiconductor chip having at least one electrode connected to the conductive traces for electrically connected to the conductive traces at a different layer on the laminated board and the via connector dissipating heat generated from the vertical semiconductor. A ball grid array (BGA) connected to the via connector functioning as contact at a bottom surface of the package for mounting on electrical terminals disposed on a printed circuit board (PCB) wherein the laminated board having a thermal expansion coefficient in substantially a same range the PCB whereby the BGA having a reliable electrical contact with the electrical terminals.Type: GrantFiled: April 24, 2012Date of Patent: December 11, 2012Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Ming Sun, Yueh Se Ho
-
Publication number: 20120306077Abstract: A semiconductor device includes an electrode pad provided on a semiconductor chip, the electrode pad includes aluminum (Al) of between 50% wt. and 99.9% wt. and further includes copper (Cu), a coupling ball that primarily includes Cu, the coupling ball being coupled to the electrode pad so that a CuAl2 layer, a CuAl layer, a layer including one of Cu9Al4 and Cu3Al2, and the coupling ball are vertically stacked in this order on the electrode pad, and an encapsulating resin that includes a halogen of less than or equal to 1000 ppm, the encapsulating resin covering at least the electrode pad and a junction between the electrode pad and the coupling ball.Type: ApplicationFiled: June 22, 2012Publication date: December 6, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Takekazu Tanaka, Kouhei Takahashi, Seiji Okabe
-
Publication number: 20120306075Abstract: A semiconductor package apparatus includes a first semiconductor package including a first semiconductor chip, a first substrate, a first terminal, and a first signal transfer medium, and a second semiconductor package including a second semiconductor chip, a second substrate, a second terminal, and a second signal transfer medium. At least one package connecting solder ball is located between the first terminal and the second terminal. A first solder ball guide member is positioned around the first terminal of the first substrate and includes a first guide surface for guiding a shape of the package connecting solder ball.Type: ApplicationFiled: April 5, 2012Publication date: December 6, 2012Inventors: TAE-HUN KIM, Dae-young Choi, Yang-hoon Ahn, Sun-hye Lee
-
Patent number: 8319298Abstract: An integrated circuit module includes a carrier substrate, a semiconductor die disposed in the carrier substrate, a ground pad disposed on the carrier substrate, and an antenna partially embedded in the carrier substrate. The antenna includes a ground layer in thermal contact with the ground pad for dissipating heat generated from the semiconductor die.Type: GrantFiled: February 8, 2010Date of Patent: November 27, 2012Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Hsiuan-Ju Hsu
-
Publication number: 20120292762Abstract: A manufacturing method of a package structure is provided. A metal substrate is provided. The metal substrate has a first surface where a first seed layer is formed. A patterned insulating layer is formed on the first seed layer and exposes a portion of the first seed layer. A patterned circuit layer is formed on the exposed portion of the first seed layer and covers a portion of the patterned insulating layer. A chip-bonding process is performed to electrically connect a chip to the patterned circuit layer. An encapsulant encapsulating the chip and the patterned circuit layer and covering a portion of the pattered insulating layer is formed. The metal substrate and the first seed layer are removed to expose a bottom surface of the patterned insulating layer and a lower surface of the patterned circuit layer. Solder balls are formed on the lower surface of the patterned circuit layer.Type: ApplicationFiled: July 18, 2011Publication date: November 22, 2012Applicant: SUBTRON TECHNOLOGY CO. LTD.Inventor: Shih-Hao Sun
-
Publication number: 20120292756Abstract: A semiconductor device has a semiconductor die attached to a second side of a heat spreader plate. The second side of the heat spreader plate is attached to a first side of a substrate with thermal balls. The substrate includes a window within which the semiconductor die is arranged and there is a gap between an edge of the die and an edge of the window. The die is electrically connected to a second side of the substrate such as with wires. The die, electrical connections to the substrate, and thermal balls are then encapsulated with a mold compound. Connection bumps may be attached to the second side of the substrate for device I/Os. Heat generated by the die during operation dissipates along the thermal path from the backside of the semiconductor die through the heat spreader plate.Type: ApplicationFiled: May 2, 2012Publication date: November 22, 2012Applicant: FREESCALE SEMICONDUCTOR, INCInventor: Weidong HUANG
-
Patent number: 8314492Abstract: A semiconductor package includes a wiring board; a first electrode for external connection; a ball pad; a semiconductor chip; a mold resin; an electrode unit connected with the ball pad and penetrating the mold resin; and a second electrode for external connection connected with a portion of the electrode unit on a side of an outer surface of the mold resin. The electrode unit includes a first ball disposed on the ball pad; a second ball disposed between the first ball and the second electrode; and a solder material connecting between the ball pad and the first ball, between the first ball and the second ball, and between the second ball and the second electrode for external connection; each of the first ball and the second ball including a core part having a glass transition temperature which is higher than a melting point of the solder material.Type: GrantFiled: July 19, 2010Date of Patent: November 20, 2012Assignee: Lapis Semiconductor Co., Ltd.Inventor: Yoshimi Egawa
-
Publication number: 20120286425Abstract: A package structure having an MEMS element is provided, which includes: a protection layer having openings formed therein; conductors formed in the openings, respectively; conductive pads formed on the protection layer and the conductors; a MEMS chip disposed on the conductive pads; and an encapsulant formed on the protection layer for encapsulating the MEMS chip. By disposing the MEMS chip directly on the protection layer to dispense with the need for a carrier, such as a wafer or a circuit board that would undesirably add to the thickness, the present invention reduces the overall thickness of the package to thereby achieve miniaturization.Type: ApplicationFiled: June 28, 2011Publication date: November 15, 2012Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chang-Yueh Chan, Chien-Ping Huang, Chun-Chi Ke, Shih-Kuang Chiu
-
Publication number: 20120286426Abstract: A semiconductor device includes a first structural body having first electrode pads; a second structural body disposed in a face-up type over the first structural body in such a way as to expose the first electrode pads, and having first connection members with at least two protrusions; and a third structural body disposed in a face-down type over the second structural body, and having second connection members with at least two protrusions, on a surface thereof facing the second structural body, wherein some of the protrusions of the second connection members are electrically connected with the exposed first electrode pads, and at least one of remaining protrusions of the second connection members is electrically connected with the first connection members.Type: ApplicationFiled: March 5, 2012Publication date: November 15, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Ki Young KIM
-
Patent number: 8304896Abstract: An embedded die package includes a carrier with an electrical device in the cavity of the carrier, a first dielectric layer covering the sides and top of the electrical device except for vias over selected bonding pads of the electrical device, a plurality of metal conductors, each of which is in contact with at least one of the vias, one or more additional dielectric layers lying over the metal conductors and the first dielectric layer, wherein a top layer of the one or more dielectric layers has openings with metalization underneath coupled to at least one of the metal conductors, and solder bumps protruding from each of the openings.Type: GrantFiled: November 29, 2010Date of Patent: November 6, 2012Assignee: Fairchild Semiconductor CorporationInventor: Luke England
-
Patent number: 8304885Abstract: A semiconductor device comprises an IC chip body and a package substrate that has thereon many external electrodes arranged in a two-dimensional grid configuration. Groups of signal lines that are likely to emit noise (noisy signal lines) are separated and spaced apart from groups of signal lines that are susceptible to noise (noise susceptible signal lines). Each of the noisy signal lines and noise susceptible signal lines is connected to an associated member of an associated IC pad group separated and spaced apart from other IC pad groups. Further, each of the noisy signal lines and noise susceptible signal lines is connected to an associated member of an associated external electrode group selected from the multiplicity of external electrodes arranged in a two-dimensional grid configuration on the package substrate. Thus, groups of potentially interfering signal lines are mutually separated and spaced apart from one another, thereby suppressing the noise.Type: GrantFiled: December 28, 2010Date of Patent: November 6, 2012Assignee: Rohm Co., Ltd.Inventor: Fumihiko Terasaki
-
Patent number: 8304338Abstract: Dummy electrodes (15) are disposed on wiring connected to first electrodes (2) of the substrate (1), outside a junction region containing all of the first electrodes (2) and second electrodes (6) and in bonding resin (4), the dummy electrodes (15) not being involved in electrical connection between the substrate (1) and the component (5). When conductive particles (3) in the bonding resin (4) are melted by heating, molten solder self-assembles and solidifies between the first electrodes (2) and the second electrodes (6) and on the dummy electrodes (15). With this configuration, the solder self-assembles between the adjacent dummy electrodes (15) and causes a solder short circuit. Thus it is possible to eliminate excessive solder supply between the adjacent first electrodes (2) and the adjacent second electrodes (6), thereby preventing short circuits between the adjacent first electrodes (2) and the adjacent second electrodes (6).Type: GrantFiled: March 22, 2010Date of Patent: November 6, 2012Assignee: Panasonic CorporationInventors: Norihito Tsukahara, Masayoshi Koyama
-
Publication number: 20120273946Abstract: A semiconductor device entirely having a small height, which performs a fan-out operation for input/output signals and forms a short electrical path is provided. The semiconductor device includes a first semiconductor die having a first surface, a second surface opposed to the first surface, a third surface connecting the first and second surfaces to each other, a first bond pad disposed on the first surface, and a first through electrode passing between the first surface and second surface and electrically connected to the first bond pad. A first redistribution part is disposed under the second surface and includes a first redistribution layer electrically connected to the first through electrode. A second redistribution part is disposed over the first surface and includes a second redistribution layer electrically connected to the first bond pad.Type: ApplicationFiled: April 25, 2012Publication date: November 1, 2012Inventors: Do Hyung Kim, Dae Byoung Kang, Seung Chul Han
-
Publication number: 20120273947Abstract: An electronic device is disclosed. The electronic device comprises at least one electronic chip and a package for the electronic chip. The package comprises a laminate substrate, wherein the electronic chip is attached on the laminate substrate. The laminate substrate comprises one or more conduction layers, one or more insulation layers and a plurality of pads formed in a conduction layer on the side of the laminate substrate opposite to the side connected to the electronic chip. Furthermore, the package comprises an insulation body formed around the electronic chip. Moreover, the package comprises a plurality of electrodes that extend through the insulation body. For each pad of the laminate substrate, wiring is formed in the one or more of conduction layers and in one or more vias passing through the one or more insulation layers for electrically connecting the pad with at least one of the electrodes.Type: ApplicationFiled: August 27, 2010Publication date: November 1, 2012Applicant: TELEFONAKTIEBOLAGET L M ERICSSON (PUBL)Inventor: Zhimin Mo
-
Publication number: 20120267782Abstract: Disclosed is a package-on-package semiconductor device comprising a bottom package, a top package thereon and a ACA (Anisotropic Conductive Adhesive) layer. A plurality of ball pads are disposed on the peripheries of an upper surface of the substrate of the bottom package. A plurality of solder balls are disposed at the peripheries of the lower surface of the substrate of the top package. The ACA layer having a central opening is interposed between the bottom package and the top package where the ACA layer contains a plurality of conductive particles. Therein, the size of the central opening and the thickness of the ACA layer are selected such that the anisotropic conductive adhesive layer adheres the peripheries of the upper surface of the bottom package to the peripheries of the lower surface of the top package and the solder balls are encapsulated inside the anisotropic conductive adhesive layer.Type: ApplicationFiled: April 25, 2011Publication date: October 25, 2012Inventor: Yung-Hsiang CHEN
-
Publication number: 20120269489Abstract: A DRAM package includes a DRAM package body, and a ball grid array formed at a lower surface of the DRAM package body. The ball grid array includes a plurality of solder balls arranged in the equal interval along row and column directions. The DRAM package is included in an electronic apparatus.Type: ApplicationFiled: April 19, 2012Publication date: October 25, 2012Inventors: Sungjoo PARK, InDal SONG, Jangseok CHOI, Yong-Jin KIM
-
Publication number: 20120267783Abstract: The stacked-substrate structure includes a first substrate having a first die embedded therein, a second substrate having a second die embedded therein, a plurality of soldering elements, and a third die. The soldering elements are disposed between the first and the second substrates and connected to the first and the second substrates. The first and the second substrates are electrically connected via the soldering elements. The first substrate, the second substrate, and the soldering elements define an accommodating space. The third die is arranged in the accommodating space and is connected to one surface of the first substrate. The third die is electrically connected to the first and the second dies via the first substrate. Thus, the thickness of the stacked-substrate structure can be reduced, and the first and the second dies of the stacked-substrate structure can be test separately in different platforms.Type: ApplicationFiled: June 2, 2011Publication date: October 25, 2012Applicants: UNIVERSAL GLOBAL SCIENTIFIC INDUSTRIAL CO., LTD., UNIVERSAL SCIENTIFIC INDUSTRIAL (SHANGHAI) CO., LTD.Inventors: YU-CHENG LIU, CHIEN-NAN CHEN
-
Patent number: 8294266Abstract: Various semiconductor die conductor structures and methods of fabricating the same are provided. In one aspect, a method of manufacturing is provided that includes forming a conductor structure on a conductor pad of a semiconductor die. The conductor layer has a surface. A polymeric layer is formed on the surface of the conductor layer while a portion of the surface is left exposed. A solder structure is formed on the exposed portion of the surface and a portion of the polymeric layer.Type: GrantFiled: February 14, 2011Date of Patent: October 23, 2012Assignee: Advanced Micro Devices, Inc.Inventors: Roden R. Topacio, Neil McLellan, Yip Seng Low, Andrew K W Leung
-
Publication number: 20120261819Abstract: A bridging arrangement for coupling a first terminal to a second terminal includes a plurality of particles of a first type forming at least one path between the first terminal and the second terminal, wherein the particles of the first type are attached to each other; a plurality of particles of a second type arranged in a vicinity of a contact region between a first particle of the first type and a second particle of the first type, wherein at least a portion of the plurality of particles of the second type is attached to the first particle of the first type and the second particle of the first type.Type: ApplicationFiled: April 3, 2012Publication date: October 18, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Thomas J. Brunschwiler, Javier V. Goicochea, Cyrill Kuemin, Walter H. Riess, Heiko Wolf
-
Patent number: 8288863Abstract: The present invention provide a heat dissipation structure on the active surface of the die to increase the performance of the heat conduction in longitude direction of the semiconductor package device, so that the heat dissipating performance can be improved when the semiconductor package device is associated with the exterior heat dissipation mechanism.Type: GrantFiled: February 1, 2011Date of Patent: October 16, 2012Assignee: Global Unichip CorporationInventors: Chia-Feng Yeh, Chung-Hwa Wu, Shao-Kang Hung
-
Patent number: 8288175Abstract: A method of manufacturing an integrated circuit, IC, package comprising radio frequency, RF, components, the method comprising: electrically connecting a printed circuit pattern on an external major surface of an IC assembly to an RF testing motherboard by bringing them together with an interposed adaptor layer, the adaptor layer comprising a double-sided PCB, printed circuit board, with conductive vias between its printed circuit layers; RF testing the IC assembly using the RF testing motherboard, while RF tuning components of the IC assembly; and separating the IC assembly and connecting its major surface to a solder ball grid array, BGA, which has substantially the same RF impedance as the adaptor at RF signal paths from the IC assembly to the BGA.Type: GrantFiled: January 27, 2011Date of Patent: October 16, 2012Assignee: Thales Holdings UK PLCInventor: Emmanuel Loiselet
-
Publication number: 20120256313Abstract: A solder ball contact and a method of making a solder ball contact includes: a first insulating layer with a via formed on an integrated circuit (IC) chip and a metal pad; an under bump metallurgy (UBM) structure disposed within the via and on a portion of the first insulating layer, surrounding the via; a second insulating layer formed on an upper surface of an outer portion of the UBM structure that is centered on the via; and a solder ball that fills the via and is disposed above an upper surface of an inner portion of the UBM structure that contacts the via, in which the UBM structure that underlies the solder ball is of a greater diameter than the solder ball.Type: ApplicationFiled: April 5, 2011Publication date: October 11, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Luc Guerin, Mario J. Interrante, Michael J. Shapiro, Thuy Tran-Quinn, Van T. Truong
-
Publication number: 20120256315Abstract: A method for fabricating a device, a semiconductor chip package, and a semiconductor chip assembly is disclosed. One embodiment includes applying at least one semiconductor chip on a first form element. At least one element is applied on a second form element. A material is applied on the at least one semiconductor chip and on the at least one element.Type: ApplicationFiled: June 13, 2012Publication date: October 11, 2012Applicant: INFINEON TECHNOLOGIES AGInventors: Thorsten Meyer, Markus Brunnbauer, Jens Pohl
-
Patent number: 8283209Abstract: A PiP semiconductor device has an inner known good semiconductor package. In the semiconductor package, a first via is formed in a temporary carrier. A first conductive layer is formed over the carrier and into the first via. The first conductive layer in the first via forms a conductive bump. A first semiconductor die is mounted to the first conductive layer. A first encapsulant is deposited over the first die and carrier. The semiconductor package is mounted to a substrate. A second semiconductor die is mounted to the first conductive layer opposite the first die. A second encapsulant is deposited over the second die and semiconductor package. A second via is formed in the second encapsulant to expose the conductive bump. A second conductive layer is formed over the second encapsulant and into the second via. The second conductive layer is electrically connected to the second die.Type: GrantFiled: December 10, 2009Date of Patent: October 9, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Zigmund R. Camacho, Frederick R. Dahilig, Lionel Chien Hui Tay
-
Patent number: 8283781Abstract: A semiconductor device has a pad structure with a ring-shaped stress buffer layer between a metal pad and an under-bump metallization (UBM) layer. The stress buffer layer is formed of a dielectric layer with a dielectric constant less than 3.5, a polymer layer, or an aluminum layer. The stress buffer layer is a circular ring, a square ring, an octagonal ring, or any other geometric ring.Type: GrantFiled: September 10, 2010Date of Patent: October 9, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Cheng Wu, Shang-Yun Hou, Shin-Puu Jeng, Tzuan-Horng Liu, Tzu-Wei Chiu, Chao-Wen Shih
-
Publication number: 20120248605Abstract: A semiconductor device includes an electrode (electrode pad), an insulation film (for example, protective resin film) formed over the electrode and having an opening for exposing the electrode. The semiconductor device further includes an under bump metal (UBM layer) formed over the insulation film and connected by way of the opening 5a to the electrode, and a solder ball formed over the under bump metal. In the under bump metal, a thickness A for the first portion situated in the opening above the electrode and the thickness B for the second portion situated in the under bump metal at the periphery of the opening over the insulation film are in a condition: A/B?1.5, and the opening and the solder ball are in one to one correspondence.Type: ApplicationFiled: February 24, 2012Publication date: October 4, 2012Inventor: Toshihide YAMAGUCHI
-
Publication number: 20120241956Abstract: Techniques for fabricating multiple device components. Specifically, techniques for fabricating a stacked package comprising at least one I/C module and a multi-chip package. The multi-chip package includes a plurality of integrated circuit dice coupled to a carrier. The dice are encapsulated such that conductive elements are exposed through the encapsulant. The conductive elements are electrically coupled to the chips. The I/C module comprises an interposer having a plurality of integrated circuit dice disposed thereon. The dice of the I/C module are electrically coupled to the interposer via bondwires. The interposer is configured such that vias are aligned with the conductive elements on the multi-chip package. The multi-chip package and I/C module may be fabricated separately and subsequently coupled together to form a stacked package.Type: ApplicationFiled: June 6, 2012Publication date: September 27, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Todd O. Bolken, Chad A. Cobbley
-
Publication number: 20120235297Abstract: A MEMS device is disclosed. The MEMS device comprises a MEMS substrate and a CMOS substrate having a front surface, a back surface and one or more metallization layers. The front surface being bonded to the MEMS substrate. The MEMS device includes one or more conductive features on the back surface of the CMOS substrate and electrical connections between the one or more metallization layers and the one or more conductive features.Type: ApplicationFiled: April 25, 2012Publication date: September 20, 2012Applicant: INVENSENSE, INC.Inventors: Michael J. DANEMAN, Steven S. NASIRI, Martin LIM
-
IC die including RDL capture pads with notch having bonding connectors or its UBM pad over the notch
Patent number: 8269348Abstract: An IC die includes active circuitry and I/O nodes tied together in first net and at least a second net. A first die pad and a second die pad adjacent thereto are coupled to the first and second net, respectively. A redirect layer (RDL) coupled to the die pads over a first dielectric vias includes a first RDL trace lateral coupling the first die pad and first RDL pad and a second RDL trace coupling the second die pad and second RDL pad. The first RDL pad includes an RDL notch facing the second RDL trace. Under bump metallization (UBM) pads on a second dielectric include a first UBM pad coupled to the first RDL pad over a second dielectric via. A first metal bonding connector is on the first UBM pad. The first UBM pad or first metal bonding connector overhangs the first RDL pad over the notch.Type: GrantFiled: August 31, 2010Date of Patent: September 18, 2012Assignee: Texas Instruments IncorporatedInventor: Siamak Fazelpour -
Patent number: 8269346Abstract: A semiconductor device has an LSI chip including a semiconductor substrate, an LSI core section provided at a center portion of the semiconductor substrate and serving as a multilayered wiring layer of the semiconductor substrate, a first rewiring layer provided adjacent to an outer periphery of the LSI core section on the semiconductor substrate and including a plurality of wiring layers, a first pad electrode disposed at an outer periphery of the first rewiring layer, and an insulation layer covering the first pad electrode. The semiconductor device includes a second rewiring layer provided on the LSI chip and including a rewiring connected to the first pad electrode. The semiconductor device includes a plurality of ball electrodes provided on the second rewiring layer. The first rewiring layer is electrically connected to the LSI core section and the first pad electrode.Type: GrantFiled: March 14, 2011Date of Patent: September 18, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Shoji Seta, Hideaki Ikuma, Yukihito Oowaki
-
Patent number: 8269326Abstract: An interposer includes a substrate, a conductive structure configured to contact the back side of a semiconductor device and contact pads. The interposer may include first and second sets of contact pads carried by the substrate. The interposer may also include conductive traces carried by the substrate to electrically connect corresponding contact pads of the first and second sets. The receptacles, which may be formed in a surface of the substrate and expose contacts of the second set, may be configured to at least partially receive conductive structures that are secured to the contact pads of the second set. Thus, the interposer may be useful in providing semiconductor device assemblies and packages of reduced height or profile. Such assemblies and packages are also described, as are multi-chip modules including such assemblies or packages.Type: GrantFiled: March 8, 2011Date of Patent: September 18, 2012Assignee: Micron Technology, Inc.Inventor: Teck Kheng Lee
-
Publication number: 20120228769Abstract: A carrier-free semiconductor package includes a circuit structure having an insulating layer and a circuit layer embedded in the insulating layer and having a plurality of conductive traces and RF (radio frequency) traces, a chip disposed on a first surface of the insulating layer and electrically connected to the conductive traces, an encapsulant covering the chip and the circuit layer, a ground layer formed on a second surface of the insulating layer opposite to the first surface, and a plurality of solder balls disposed on the conductive traces or terminals on the conductive traces, wherein portions of the solder balls electrically connect the ground layer so as to allow the RF traces and the ground layer to form a microstrip line having an RF function, thus obtaining a single-layer carrier-free semiconductor package having low cost and simplified RF design.Type: ApplicationFiled: May 19, 2011Publication date: September 13, 2012Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Ching-Hua Chen, Heng-Cheng Chu, Hsin-Lung Chung, Chih-Hsien Chiu, Chia-Yang Chen
-
Patent number: 8264085Abstract: A semiconductor device. In one embodiment the device includes a carrier. A first material is deposited on the carrier. The first material has an elastic modulus of less than 100 MPa. A semiconductor chip is placed over the first material. A second material is deposited on the semiconductor chip, the second material being electrically insulating. A metal layer is placed over the second material.Type: GrantFiled: May 5, 2008Date of Patent: September 11, 2012Assignee: Infineon Technologies AGInventor: Georg Meyer-Berg
-
Publication number: 20120223429Abstract: An integrated circuit (IC) package has a package member having a first surface and a second surface opposite the first surface. A first plurality of contact members is physically and electrically fixed to the second surface. An interposer substrate having a second plurality of contact members on one surface thereof which make physical and electrical contact with respective ones of the first plurality of contact members. The interposer substrate is configured to have at least one circuit member mounted to a second surface thereof opposite the one surface thereof.Type: ApplicationFiled: June 30, 2011Publication date: September 6, 2012Applicant: Broadcom CorporationInventors: Rezaur Rahman KHAN, Sam Ziqun Zhao
-
Patent number: 8258005Abstract: A method for manufacturing a semiconductor device includes forming an electrode pad in a surface layer of an insulating layer; disposing a conductive particle, of which at least a portion of the surface is coated with a thermoplastic resin, over the electrode pad; and fixing the conductive particle over the electrode pad using the resin, by heating the resin to soften the resin, and then cooling and solidifying the resin after the conductive particle and the electrode pad are electrically connected to each other, to form the conductive particle as an external connection terminal.Type: GrantFiled: February 14, 2011Date of Patent: September 4, 2012Assignee: Renesas Electronics CorporationInventor: Fumihiro Bekku
-
Patent number: 8253232Abstract: A package on package includes a lower semiconductor package including a plurality of stacked semiconductor chips, a connection portion including an electrically-conductive lead having a height lower than that of an encapsulation member, and an upper semiconductor package connected to the connection portion of the lower semiconductor package via a solder ball in a fan-in structure.Type: GrantFiled: January 25, 2010Date of Patent: August 28, 2012Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Kyung-man Kim, In-ku Kang