Spherical Bumps On Substrate For External Connection, E.g., Ball Grid Arrays (bga) (epo) Patents (Class 257/E23.069)
-
Patent number: 7969004Abstract: In order to realize a semiconductor device which is easily mounted on a circuit board and which has high mounting reliability, a semiconductor device 1 of the present invention includes: a semiconductor substrate 2; and an Au bump 3 provided on an electrode 21. The Au bump 3 is provided with a projection 3a. Also, on a surface of the Au bump 3, a solder layer 32 is formed via a Ni layer 31. The projection 3a makes it possible to easily mount the semiconductor device 1 by applying a small weight. Further, even if the amount of solder 62 supplied on an electrode 61 on a circuit board 6 is reduced, it is possible to bond the semiconductor device with a sufficient amount of solder during mounting. Furthermore, because a Ni layer 31 prevents dissolution of the bump, it is possible to ensure high mounting reliability.Type: GrantFiled: October 3, 2008Date of Patent: June 28, 2011Assignee: Sharp Kabushiki KaishaInventor: Yuya Ohnishi
-
Patent number: 7968445Abstract: A flip chip style semiconductor package has a substrate with a plurality of active devices formed thereon. A contact pad is formed over the substrate. An under bump metallization (UBM) layer is in electrical contact with the contact pad. A passivation layer is formed over the substrate. In one case, the UBM layer is disposed above the passivation layer. Alternatively, the passivation layer is disposed above the UBM layer. A portion of the passivation layer is removed to create a passivation island. The passivation island is centered with respect to the contact pad with its top surface devoid of the UBM layer. A solder bump is formed over the passivation island in electrical contact with the UBM layer. The passivation island forms a void in the solder bump for stress relief. The UBM layer may include a redistribution layer such that the passivation island is offset from the contact pad.Type: GrantFiled: January 4, 2010Date of Patent: June 28, 2011Assignee: STATS ChipPAC, Ltd.Inventors: Yaojian Lin, Xu-Sheng Bao
-
Publication number: 20110147930Abstract: A semiconductor component and a method for its production in semiconductor chip size, can have a semiconductor chip, which has external contacts of the semiconductor component that are arranged in the manner of a flip-chip on its active upper side. The semiconductor chip can be encapsulated by a plastic compound at least on its rear side and its side edges. The outer contacts, which can be arranged on external contact connecting areas, can project from the active upper side.Type: ApplicationFiled: March 2, 2011Publication date: June 23, 2011Applicant: INFINEON TECHNOLOGIES AGInventors: Helmut Kiendl, Horst Theuss, Michael Weber
-
Patent number: 7964946Abstract: A semiconductor package includes a substrate having contacts, and a discrete component on the substrate in electrical communication with the contacts. The package also includes a semiconductor die on the substrate in electrical communication with the contacts, and a die attach polymer attaching the die to the substrate. The die includes a recess, and the discrete component is contained in the recess encapsulated in the die attach polymer. A method for fabricating the package includes the steps of: attaching the discrete component to the substrate, placing the die attach polymer on the discrete component and the substrate, pressing the die into the die attach polymer to encapsulate the discrete component in the recess and attach the die to the substrate, and then placing the die in electrical communication with the discrete component. An electronic system includes the semiconductor package mounted to a system substrate.Type: GrantFiled: August 26, 2010Date of Patent: June 21, 2011Assignee: Micron Technology, Inc.Inventors: Chua Swee Kwang, Chia Yong Poo
-
Patent number: 7964952Abstract: A stackable package substrate has an opening shaped and dimensioned to accommodate but not contact a mold cap of a package upon which the stackable package is to be mounted. On the die attach surface, the frame substrate accommodates a die attach margin adjacent at the edge of the opening; and a row of wire bond sites arranged along at an outer frame edge, for electrical interconnection. The frame substrate accommodates z-interconnect ball pads arranged to align with corresponding z-interconnect pads on the substrate of a package. A stackable package has a frame substrate. A stacked package assembly includes a second package mounted on a first package using peripheral solder ball z-interconnect, in which the first package includes a die enclosed by a mold cap and in which the second package includes one die mounted on the frame substrate.Type: GrantFiled: March 24, 2009Date of Patent: June 21, 2011Assignee: Stats Chippac Ltd.Inventor: Young Gue Lee
-
Publication number: 20110140271Abstract: Disclosed is a chip and method of forming the chip with improved conductive pads that allow for flexible C4 connections with a chip carrier or with another integrated circuit chip. The pads have a three-dimensional geometric shape (e.g., a pyramid or cone shape) with a base adjacent to the surface of the chip, a vertex opposite the base and, optionally, mushroom-shaped cap atop the vertex. Each pad can include a single layer of conductive material or multiple layers of conductive material (e.g., a wetting layer stacked above a non-wetting layer). The pads can be left exposed to allow for subsequent connection to corresponding solder bumps on a chip carrier or a second chip. Alternatively, solder balls can be positioned on the conductive pads to allow for subsequent connection to corresponding solder-paste filled openings on a chip carrier or a second chip.Type: ApplicationFiled: December 10, 2009Publication date: June 16, 2011Applicant: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Publication number: 20110140273Abstract: Semiconductor devices are provided that employ voltage switchable materials for over-voltage protection. In various implementations, the voltage switchable materials are substituted for conventional die attach adhesives, underfill layers, and encapsulants. While the voltage switchable material normally functions as a dielectric material, during an over-voltage event the voltage switchable material becomes electrically conductive and can conduct electricity to ground. Accordingly, the voltage switchable material is in contact with a path to ground such as a grounded trace on a substrate, or a grounded solder ball in a flip-chip package.Type: ApplicationFiled: February 24, 2011Publication date: June 16, 2011Inventor: Lex Kosowsky
-
Publication number: 20110133332Abstract: There is provided a package substrate allowing for enhanced reliability by improving the structure of a solder bump and a method of fabricating the same. The package substrate includes: a substrate having at least one conductive pad; an insulating layer provided on the substrate and having an opening to expose the conductive pad; a post terminal provided on the conductive pad inside the opening; and a solder bump provided on the post terminal and having an angle between a bottom surface and a side surface thereof ranging from 80° to 120°.Type: ApplicationFiled: November 5, 2010Publication date: June 9, 2011Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Seon Jae Mun, Dae Young Lee, Tae Joon Chung, Dong Gyu Lee, Jin Won Choi
-
Patent number: 7956473Abstract: Method of manufacturing semiconductor device including forming inter-layer insulating film on semiconductor substrate. First metal film is formed on inter-layer insulating film. First resist is formed on first metal film and patterned. Anisotropic etching performed on first metal film using first resist as mask. First resist is removed and second metal film is formed on inter-layer insulating film to cover remaining first metal film. Second resist is formed on second metal film in area where first metal film exists on inter-layer insulating film and part of area where first metal film does not exist. Anisotropic etching is performed on second metal film using second resist as mask and bonding pad having first metal film and second metal film, and upper layer wiring having second metal film and not first metal film. Second resist is removed. Surface protection film covering bonding pad is formed. Pad opening is formed on bonding pad.Type: GrantFiled: July 23, 2008Date of Patent: June 7, 2011Assignee: Renesas Electronics CorporationInventors: Hiroyuki Momono, Hiroshi Mitsuyama, Katsuhiro Hasegawa, Keiko Nishitsuji, Kazunobu Miki
-
Publication number: 20110127671Abstract: There is provided a semiconductor device which makes equalization of wirings between address system chips easy and reduce the influence of crosstalk noise and capacitive coupling noise among data system wirings for connecting the chips. There are mounted, on a module board, a plurality of stacked memory chips which a data processor chip simultaneously accesses. Address system bonding pads to which a plurality of memory chips correspond are commonly coupled by a wire to a bonding lead at one end of the module board wiring whose other end is coupled by a wire to an address system bonding pads of the data processor. Data system bonding pads of the data processor chip are individually coupled to data system bonding pads of the memory chip.Type: ApplicationFiled: February 8, 2011Publication date: June 2, 2011Inventors: Yasuhiro Yoshikawa, Motoo Suwa, Kazuyuki Sakata
-
Publication number: 20110127665Abstract: An integrated circuit module includes a carrier substrate, a semiconductor die disposed in the carrier substrate, a ground pad disposed on the carrier substrate, and an antenna partially embedded in the carrier substrate. The antenna includes a ground layer in thermal contact with the ground pad for dissipating heat generated from the semiconductor die.Type: ApplicationFiled: February 8, 2010Publication date: June 2, 2011Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventor: HSIUAN-JU HSU
-
Patent number: 7952198Abstract: A BGA package primarily includes a leadless leadframe with a plurality of leads, a chip disposed on the leads, a die-attaching layer adhering to an active surface of the chip and the top surfaces of the leads, a plurality of bonding wires electrically connecting the chip to the leads, an encapsulant, and a plurality of solder balls. Each lead has a bottom surface including a wire-bonding area and a ball-placement area, moreover, a plurality of lips project from the bottom surfaces of the leads around the ball-placement areas. The encapsulant encapsulates the chip, the bonding wires, the die-attaching layer, and the top surfaces, the bottom surfaces except the ball-placement areas. The solder balls are disposed on the ball-placement areas.Type: GrantFiled: May 14, 2008Date of Patent: May 31, 2011Assignees: ChipMos Technologies (Bermuda) Ltd., ChipMos Technologies Inc.Inventor: Hung-Tsun Lin
-
Patent number: 7952199Abstract: A circuit board and a semiconductor package having the same are provided. The circuit board comprises a base substrate having interconnections, and solder ball lands disposed on one surface of the base substrate. The solder ball lands respectively have land holes having different sizes. The land hole disposed at the center portion of the base substrate and the land hole disposed at the edge portion of the base substrate may have different sizes. For example, the sizes of the land holes may increase from the center portion of the base substrate to the edge portion thereof, and alternatively, the sizes of the land holes may decrease from the center portion of the base substrate to the edge portion thereof.Type: GrantFiled: January 8, 2010Date of Patent: May 31, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Gui Jo, Seung-Kon Mok, Han-Shin Youn
-
Publication number: 20110121444Abstract: Embodiments of the present disclosure provide configurations for a semiconductor package and associated methods of fabricating the semiconductor package. A method of fabricating a semiconductor package includes attaching a semiconductor die to a first substrate, attaching a second substrate to the first substrate, wherein the semiconductor die is embedded in between the first substrate and the second substrate, and forming an electrically insulative structure to substantially encapsulate the semiconductor die, wherein forming the electrically insulative structure is performed subsequent to the second substrate being attached to the first substrate. Additional embodiments may be described and/or claimed.Type: ApplicationFiled: November 9, 2010Publication date: May 26, 2011Inventors: Albert Wu, Shiann-Ming Liou, Scott Wu
-
Publication number: 20110121443Abstract: A miniaturized semiconductor device has a package substrate, a semiconductor chip mounted on the main surface of the package substrate and having plural LNAs each for amplifying a signal, an RF VCO for converting the frequency of the signal supplied from each LNA, and an IF VCO for converting the frequency of a signal supplied from a baseband. A plurality of ball electrodes are provided on the back surface of the package substrate. The package substrate is provided with a first common GND wire for supplying a GND potential to each of the LNAs, with a second common GND wire for supplying the GND potential to the RF VCO, and with a third common GND wire for supplying the GND potential to the IF VCO. The first, second, and third common GND wires are separated from each other.Type: ApplicationFiled: February 3, 2011Publication date: May 26, 2011Inventors: Tadatoshi DANNO, Toru Nagamine, Hiroshi Mori, Tsukasa Ichinose
-
Patent number: 7947592Abstract: The present invention relates to a high power IC (Integrated Circuit) semiconductor device and process for making same. More particularly, the invention encompasses a high conductivity or low resistance metal stack to reduce the device R-on which is stable at high temperatures while in contact with a thick aluminum wire-bond that is required for high current carrying capability and is mechanically stable against vibration during use, and process thereof. The invention further discloses a thick metal interconnect with metal pad caps at selective sites, and process for making the same.Type: GrantFiled: January 31, 2008Date of Patent: May 24, 2011Assignee: Semiconductor Components Industries, LLCInventors: Hormazdyar Minocher Dalal, Jagdish Prasad, Hocine Bouzid Ziad
-
Patent number: 7944040Abstract: A semiconductor device comprises an IC chip body and a package substrate that has thereon many external electrodes arranged in a two-dimensional grid configuration. Groups of signal lines that are likely to emit noise (noisy signal lines) are separated and spaced apart from groups of signal lines that are susceptible to noise (noise susceptible signal lines). Each of the noisy signal lines and noise susceptible signal lines is connected to an associated member of an associated IC pad group separated and spaced apart from other IC pad groups. Further, each of the noisy signal lines and noise susceptible signal lines is connected to an associated member of an associated external electrode group selected from the multiplicity of external electrodes arranged in a two-dimensional grid configuration on the package substrate. Thus, groups of potentially interfering signal lines are mutually separated and spaced apart from one another, thereby suppressing the noise.Type: GrantFiled: March 26, 2010Date of Patent: May 17, 2011Assignee: Rohm Co., LtdInventor: Fumihiko Terasaki
-
Patent number: 7944048Abstract: A chip scale package is disclosed that includes a semiconductor die further comprising an array of power buses electrically coupled to a high power integrated circuit, and a plurality of Under Bump Metallization (UBM) multi-layer power buses disposed parallel to one another and spanning substantially across the entire length of the semiconductor die. The plurality of multi-layer UBM power buses, electrically coupled to the array of power buses, further includes a thick metal layer configured in a geometric shape that have interconnection balls completely posited thereupon.Type: GrantFiled: August 7, 2007Date of Patent: May 17, 2011Assignee: Monolithic Power Systems, Inc.Inventor: Hunt H. Jiang
-
Patent number: 7944038Abstract: The present invention relates to a semiconductor package having an antenna. The semiconductor package includes a substrate, a chip, a molding compound and an antenna. The substrate has a first surface and a second surface. The chip is disposed on the first surface of the substrate, and electrically connected to the substrate. The molding compound encapsulates the whole or a part of the chip. The antenna is disposed on the molding compound, and electrically connected to the chip. The antenna is disposed on the molding compound that has a relatively large area, so that the antenna will not occupy the space for the substrate.Type: GrantFiled: April 30, 2009Date of Patent: May 17, 2011Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chi-Tsung Chiu, Pao-Nan Lee
-
Publication number: 20110108983Abstract: An integrated circuit includes a die including contacts formed thereon. A first dielectric layer is formed on the die. The first dielectric layer includes apertures defined therein corresponding to the contacts. A second dielectric layer is formed on the second dielectric layer. The second dielectric layer includes apertures defined therein corresponding to the apertures of the first dielectric layer. Redistribution layers are located in the apertures of the first and second dielectric layers and connected to the contacts. A passivation layer is located on the second dielectric layer and the redistribution layers. The passivation layer includes apertures corresponding to the redistribution layers. A solder ball is located in each of the apertures of the passivation layer and connected to a related one of the redistribution layers.Type: ApplicationFiled: July 8, 2010Publication date: May 12, 2011Applicant: MAO BANG ELECTRONIC CO., LTD.Inventors: Leo Lu, Kuei-Wu Chu, Jimmy Liang
-
Patent number: 7939924Abstract: A stacked BGA package and a method for manufacturing the stacked BGA package, with reduced size and/or height of a unit package, which may also reduce an electrical connection length. The stacked BGA package may include a base BGA package having at least one semiconductor chip, and a plurality of BGA packages which are stacked on the base BGA package. A plurality of solder balls may electrically connect the base BGA package and the plurality of BGA packages and may then be sealed to reduce the likelihood of damage.Type: GrantFiled: October 23, 2007Date of Patent: May 10, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Cheol-Joon Yoo
-
Publication number: 20110101491Abstract: In some embodiments, integrated circuit packages including high density bump-less build up layers and a lesser density core or coreless substrate are presented.Type: ApplicationFiled: September 25, 2007Publication date: May 5, 2011Inventors: OSWALD SKEETE, RAVI MAHAJAN, JOHN GUZEK
-
Publication number: 20110101527Abstract: The mechanism of forming a metal bump structure described above resolves the delamination issues between a conductive layer on a substrate and a metal bump connected to the conductive layer. The conductive layer can be a metal pad, a post passivation interconnect (PPI) layer, or a top metal layer. By performing an in-situ deposition of a protective conductive layer over the conductive layer (or base conductive layer), the under bump metallurgy (UBM) layer of the metal bump adheres better to the conductive layer and reduces the occurrence of interfacial delamination. In some embodiments, a copper diffusion barrier sub-layer in the UBM layer can be removed. In some other embodiments, the UBM layer is not needed if the metal bump is deposited by a non-plating process and the metal bump is not made of copper.Type: ApplicationFiled: July 29, 2010Publication date: May 5, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Da CHENG, Wen-Hsiung LU, Chih-Wei LIN, Ching-Wen CHEN, Yi-Wen WU, Chia-Tung CHANG, Ming-Che HO, Chung-Shi LIU
-
Patent number: 7935622Abstract: A support with solder ball elements for loading substrates with ball contacts is disclosed. One embodiment provides a system for loading substrates with ball contacts and a method for loading substrates with ball contacts. The support has a layer of adhesive applied on one side, the layer of adhesive losing its adhesive force to the greatest extent when irradiated. The support has solder ball elements, which are arranged closely packed in rows and columns on the layer of adhesive in a prescribed pitch for a semiconductor chip or a semiconductor component.Type: GrantFiled: May 17, 2005Date of Patent: May 3, 2011Assignee: Infineon Technologies AGInventors: Michael Bauer, Thomas Bemmerl, Edward Fuergut, Simon Jerebic, Herman Vilsmeier
-
Publication number: 20110095425Abstract: Provided is a ball grid array substrate, a semiconductor chip package, and a method of manufacturing the same. The ball grid array substrate includes an insulating layer having a first surface providing a mounting region for a semiconductor chip, a second surface opposing the first surface, and an opening connecting the second surface with the mounting region of the semiconductor chip, and a circuit pattern buried in the second surface. Since the ball grid array substrate is manufactured by a method of stacking two insulating layers, existing devices can be used, and the ball grid array substrate can be manufactured as an ultra thin plate. In addition, since the circuit pattern is buried in the insulating layer, a high-density circuit pattern can be formed.Type: ApplicationFiled: August 30, 2010Publication date: April 28, 2011Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Jung Hyun Park, Nam Keun Oh, Sang Duck Kim, Jong Gyu Choi, Young Ji Kim, Ji Eun Kim, Myung Sam Kang
-
Publication number: 20110095421Abstract: There is provided a flip chip package including an electronic device, a board including a conductive pad disposed inside a mounting region of the board on which the electronic device is mounted, and a connection pad disposed outside the mounting region, a resin layer formed on the board and including a trench formed by removing a part of the resin layer, and a dam member provided on the trench and preventing the leakage of an underfill between the mounting region and the connection pad. Since the dam member, formed on the processed resin layer, can prevent the leakage of the underfill, a package defect rate can be lowered, and connection reliability can be improved.Type: ApplicationFiled: October 27, 2010Publication date: April 28, 2011Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Ey Yong Kim, Young Hwan Shin, Soon Jin Cho, Jong Yong Kim, Jin Seok Lee
-
Publication number: 20110095424Abstract: The semiconductor package structure includes first and second packages. The first package has at least one first semiconductor chip disposed on a first printed circuit board, and at least one first pad disposed on the at least one first semiconductor chip. The second package has at least one second pad disposed on the first package, and at least one second semiconductor chip disposed on the at least one second pad. The at least one first semiconductor chip is electrically connected to the first printed circuit board. The at least one second pad is electrically connected to the at least one second semiconductor chip. The at least one second pad faces the at least one first pad.Type: ApplicationFiled: August 12, 2010Publication date: April 28, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: In-Sang Song, Hye-Jin Kim, Kyung-Man Kim
-
Publication number: 20110095416Abstract: A method for packaging an integrated circuit comprises the steps of: providing a ground plane, the ground plane having a recessed area shaped to receive an integrated circuit die, wherein the integrated circuit die having a first surface with active circuitry, a second surface, and an edge generally orthogonal to the first and second surfaces; attaching the second surface of the integrated circuit die to a bottom of the recessed area with a thermally conductive adhesive; filling a space between the edge of the integrated circuit die and a side of the recessed area with a fill material; forming an insulating layer on the ground plane and the first surface of the integrated circuit die; patterning the insulating layer to expose contacts on the first surface of the integrated circuit die; and plating electrical conductors on the insulating layer and the contacts.Type: ApplicationFiled: October 27, 2009Publication date: April 28, 2011Inventor: Vuay Sarihan
-
Patent number: 7932593Abstract: Semiconductor chip packages have die asymmetrically arranged on the respective substrates. Two such packages having complementary arrangements can be stacked, one inverted with respect to the other, such that the two die are situated side-by-side in the space between the two substrates. Also, multipackage modules include stacked packages, each having the die asymmetrically arranged on the substrate. Adjacent stacked packages have complementary asymmetrical arrangements of the die, and one package is inverted with respect to the other in the stack, such that the two die are situated side-by-side in the space between the two substrates. Also, methods are disclosed for making the packages and for making the stacked package modules.Type: GrantFiled: April 30, 2009Date of Patent: April 26, 2011Assignee: STATS Chippac Ltd.Inventor: Hyeog Chan Kwon
-
Patent number: 7932600Abstract: An electrical connecting structure including a conductive pad, a polymer bump and a patterned conductive layer is provided. The conductive pad is on a substrate and the polymer bump is disposed over the substrate. The patterned conductive layer is disposed on the polymer bump and electrically connects to the conductive pad, wherein the patterned conductive layer covers a portion of the polymer bump and exposes another portion of the polymer bump.Type: GrantFiled: May 30, 2008Date of Patent: April 26, 2011Assignees: Taiwan TFT LCD Association, Chunghwa Picture Tubes, Ltd., Au Optronics Corporation, Hannstar Display Corporation, Chi Mei Optoelectronics Corporation, Industrial Technology Research Institute, TPO Dispalys Corp.Inventors: Ngai Tsang, Kuo-Shu Kao
-
Publication number: 20110089564Abstract: A semiconductor package and a method of producing the same has a substrate. A first semiconductor chip is coupled to a surface of the substrate. The first semiconductor chip has a first and second surfaces which are substantially flat in nature. An adhesive layer is coupled to the second surface of the first semiconductor chip. A second semiconductor chip having first and second surfaces which are substantially flat in nature is further provided. An insulator is coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds. The second semiconductor chip is coupled to the adhesive layer by the insulator coupled to the first surface thereof.Type: ApplicationFiled: November 16, 2010Publication date: April 21, 2011Inventors: Kwang Seok Oh, Jong Wook Park, Young Kuk Park, Byoung Youl Min
-
Patent number: 7928583Abstract: A semiconductor device includes a semiconductor substrate; a sealing resin layer formed on a top face of the semiconductor substrate; a metal post formed on the top face of the semiconductor substrate such that a top face of the metal post is exposed through the sealing resin layer; a projecting electrode formed on the top face of the metal post; and a low-elasticity resin layer made of a resin material with an elasticity modulus lower than that of the sealing resin layer and formed on the top face of the sealing resin layer such that part of the low-elasticity resin layer lies between the projecting electrode and the sealing resin layer.Type: GrantFiled: December 19, 2008Date of Patent: April 19, 2011Assignee: Rohm Co., Ltd.Inventors: Hiroshi Okumura, Shingo Higuchi
-
Method and apparatus for directing molding compound flow and resulting semiconductor device packages
Patent number: 7927923Abstract: Flow diverting structures for preferentially impeding, redirecting or both impeding and redirecting the flow of flowable encapsulant material, such as molding compound, proximate a selected surface or surfaces of a semiconductor die or dice during encapsulation are disclosed. Flow diverting structures may be included in or associated with one or more portions of a lead frame, such as a paddle, tie bars, or lead fingers. Flow diverting structures may also be inserted into a mold in association with semiconductor dice carried on non-lead frame substrates, such as interposers and circuit boards, to preferentially impede, redirect or both impede and redirect the flow of molding compound flowing between and over the semiconductor dice.Type: GrantFiled: September 25, 2006Date of Patent: April 19, 2011Assignee: Micron Technology, Inc.Inventor: Stephen L. James -
Patent number: 7923852Abstract: A semiconductor package structure includes a carrier, a chip or multi-chips mounted on a top surface of the carrier, a molding compound encapsulating the top surface and the chips, a plurality of solder balls distributed on a bottom surface of the carrier, and a protection bar formed of thermosetting plastic material formed on the bottom surface.Type: GrantFiled: February 3, 2009Date of Patent: April 12, 2011Assignee: Nanya Technology Corp.Inventor: Jen-Chung Chen
-
Patent number: 7919859Abstract: Embodiments of the invention include apparatuses and methods relating to copper die bumps with electtomigration cap and plated solder. In one embodiment, an apparatus comprises an integrated circuit die, a plurality of copper bumps on a surface of the die, electromigration(EM) caps substantially covering a mating surface of the copper bumps capable of controlling intermetallic formation between the cooper bumps and solder, and solder plating on the EM caps capable of protecting the EM caps from oxidation prior to packaging.Type: GrantFiled: March 23, 2007Date of Patent: April 5, 2011Assignee: Intel CorporationInventors: Ting Zhong, Val Dubin, Mark Bohr
-
Patent number: 7919845Abstract: Formation of a hybrid integrated circuit device is described. A design for the integrated circuit is obtained and separated into at least two portions responsive to component sizes. A first die is formed for a first portion of the hybrid integrated circuit device using at least in part a first minimum dimension lithography. A second die is formed for a second portion of the device using at least in part a second minimum dimension lithography, where the second die has the second minimum dimension lithography as a smallest lithography used for the forming of the second die. The first die and the second die are attached to one another via coupling interconnects respectively thereof to provide the hybrid integrated circuit device.Type: GrantFiled: December 20, 2007Date of Patent: April 5, 2011Assignee: Xilinx, Inc.Inventors: James Karp, Steven P. Young, Bernard J. New, Scott S. Nance, Patrick J. Crotty
-
Publication number: 20110074020Abstract: A method for mounting a semiconductor device by mounting a semiconductor chip on a board by flip chip bonding, comprising: contacting an Au bump of the semiconductor chip with a Sn—Bi solder; and heating the Sn—Bi solder at a temperature which is not lower than the melting point thereof and which is not higher than 180° C. for 30 minutes or more.Type: ApplicationFiled: September 28, 2010Publication date: March 31, 2011Applicant: FUJITSU LIMITEDInventors: Takatoyo YAMAKAMI, Takashi KUBOTA, Hidehiko KIRA, Takayoshi MATSUMURA
-
Patent number: 7915731Abstract: In a semiconductor device, a region under a pad electrode with a bump can be utilized efficiently and a large amount of force is prevented from applying locally to a semiconductor substrate under the bump when the semiconductor device is mounted. A first layer metal wiring is formed on the semiconductor substrate. A pad electrode is formed on the first layer metal wiring through an interlayer insulation film. The pad electrode is connected with the first layer metal wiring through a via hole that is formed in the interlayer insulation film. A protection film is formed on the pad electrode. The protection film has an opening to expose the pad electrode and an island-shaped protection film formed in the opening. An Au bump connected with the pad electrode through the opening in the protection film is formed on the pad electrode. The via hole is formed under the island-shaped protection film, and incompletely filled with a portion of the pad electrode.Type: GrantFiled: February 20, 2009Date of Patent: March 29, 2011Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventors: Hiroshi Ishizeki, Masafumi Uehara
-
Patent number: 7915088Abstract: A semiconductor device 100 has such a structure that a semiconductor chip 110 is flip-chip mounted on a wiring board 120. The wiring board 120 has a multilayer structure in which a plurality of wiring layers and a plurality of insulating layers are arranged, and has a structure in which insulating layers of a first layer 122, a second layer 124, a third layer 126 and a fourth layer 128 are provided. The first layer 122 has a first insulating layer 121 and a second insulating layer 123. A protruded portion 132 which is protruded in a radial direction (a circumferential direction) from an outer periphery at one surface side of a first electrode pad 130 is formed on a whole periphery over a boundary surface between the first insulating layer 121 and the second insulating layer 123.Type: GrantFiled: April 8, 2008Date of Patent: March 29, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kazuhiro Kobayashi, Junichi Nakamura, Kentaro Kaneko
-
Publication number: 20110068469Abstract: A semiconductor package includes an integrated circuit die having first and second sets of connection pads, bond wires, and a substrate with connection pads. The bond wires electrically connect the second set of connection pads of the die with the substrate connection pads. Prior to connecting the wires to the second connection pads, a free air ball (FAB) is formed and pressed against a respective one of the connection pads of the first set to form a pre-formed ball bond.Type: ApplicationFiled: December 1, 2010Publication date: March 24, 2011Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Kai Yun Yow, Poh Leng Eu
-
Publication number: 20110068483Abstract: A method of manufacturing a semiconductor device of the present invention includes a coating process in which a pasty thermosetting resin composition having a flux activity is coated on at least either one of a substrate and a semiconductor chip; a bonding process in which the substrate and the semiconductor chip are electrically bonded while placing the pasty thermosetting resin composition in between; a curing process in which the pasty thermosetting resin composition is cured under heating; and a cooling process, succeeding to the curing process, in which cooling is performed at a cooling rate between 10[° C./hour] or above and 50[° C./hour] or below.Type: ApplicationFiled: June 2, 2009Publication date: March 24, 2011Applicant: Sumitomo Bakelite Co. LtdInventor: Satoru Katsurayama
-
Patent number: 7911047Abstract: A semiconductor device includes: a package substrate that includes a recessed portion, with electrode pads that are electrically connected to electrodes of the semiconductor chip being formed inside the recessed portion; a semiconductor chip that is housed in the recessed portion; terminal-use wires that are formed on the surface of the package substrate and are electrically connected to the electrode pads; external connection pads that are formed on a back surface of the package substrate and are electrically connected to the electrode pads; a sealing resin portion that includes a grinded surface that is parallel to the surface of the package substrate, and seals at least the semiconductor chip by a sealing resin; rewiring pads that are formed on the grinded surface; and connecting wires that are formed on the grinded surface and electrically interconnect the terminal-use wires and the rewiring pads.Type: GrantFiled: April 21, 2008Date of Patent: March 22, 2011Assignee: Oki Semiconductor Co., Ltd.Inventors: Hidenori Hasegawa, Norio Takahashi
-
Patent number: 7911068Abstract: A component and a method for producing a component are disclosed. The component comprises an integrated circuit, a housing body, a wiring device overlapping the integrated circuit and the housing body, and one or more external contact devices in communication with the wiring device.Type: GrantFiled: July 13, 2006Date of Patent: March 22, 2011Assignee: Infineon Technologies AGInventors: Thorsten Meyer, Harry Hedler, Markus Brunnbauer
-
Publication number: 20110062577Abstract: A substrate of a micro-BGA package is revealed, primarily comprising a substrate core, a first trace, and a second trace where the substrate core has a slot formed between a first board part and a second board part. The first trace is disposed on the first board part and has a suspended inner lead extended into the slot where the inner lead has an assumed broken point. The second trace is disposed on the second board part and is integrally connected to the inner lead at the assumed broken point. More particularly, a non-circular through hole is formed at the assumed broken point and has two symmetric V-notches away from each other and facing toward two opposing external sides of the inner lead so that the inner lead at two opposing external sides does not have the conventional V-notches cutting into the inner lead from outside. Moreover, the inner lead will not unexpectedly be broken and the inner lead can easily and accurately be broken at the assumed broken point during thermal compression processes.Type: ApplicationFiled: November 4, 2009Publication date: March 17, 2011Inventor: Ching-Wei HUNG
-
Publication number: 20110057313Abstract: An enhanced wafer level chip scale packaging (WLCSP) copper electrode post is described having one or more pins that protrude from the top of the electrode post. When the solder ball is soldered onto the post, the pins are encapsulated within the solder material. The pins not only add shear strength to the soldered joint between the solder ball and the electrode post but also create a more reliable electrical connection due to the increased surface area between the electrode post/pin combination and the solder ball. Moreover, creating an irregularly shaped solder joint retards the propagation of cracks that may form in the intermetal compounds (IMC) layer formed at the solder joint.Type: ApplicationFiled: October 6, 2010Publication date: March 10, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Chin Chang, Han-Ping Pu, Pei-Haw Tsao
-
Patent number: 7902663Abstract: A semiconductor package with enhanced mobility of ball terminals is revealed. A chip is attached to the substrate by a die-attaching material where the substrate has at least a stepwise depression on the covered surface to make the substrate thickness be stepwise decreased from a central line of the die-attaching area toward two opposing sides of the substrate. The die-attaching material is filled in the stepwise depression. Therefore, the thickness of the die-attaching material under cross-sectional corner(s) of the chip becomes thicker so that a row of the ball terminals away from the central line of the die-attaching area can have greater mobility without changing the appearance, dimensions, thicknesses of the semiconductor package, nor the placing plane of the ball terminals. Accordingly, the row of ball terminals located adjacent the edges or corners of the semiconductor package can withstand larger stresses without ball cracks nor ball drop.Type: GrantFiled: May 9, 2008Date of Patent: March 8, 2011Assignee: Powertech Technology Inc.Inventor: Wen-Jeng Fan
-
Patent number: 7902648Abstract: An interposer includes a substrate, a conductive structure configured to contact the back side of a semiconductor device and contact pads. The interposer may include first and second sets of contact pads carried by the substrate. The interposer may also include conductive traces carried by the substrate to electrically connect corresponding contact pads of the first and second sets. The receptacles, which may be formed in a surface of the substrate and expose contacts of the second set, may be configured to at least partially receive conductive structures that are secured to the contact pads of the second set. Thus, the interposer may be useful in providing semiconductor device assemblies and packages of reduced height or profile. Such assemblies and packages are also described, as are multi-chip modules including such assemblies or packages.Type: GrantFiled: April 6, 2006Date of Patent: March 8, 2011Assignee: Micron Technology, Inc.Inventor: Teck Kheng Lee
-
Publication number: 20110049710Abstract: Embodiments of the present disclosure provide an apparatus including an electronic device and a substrate to receive the electronic device, the electronic device being electrically coupled to the substrate using a plurality of interconnect structures, the interconnect structures being arranged on the electronic device based at least in part on a layout of the substrate. Other embodiments may be described and/or claimed.Type: ApplicationFiled: August 12, 2010Publication date: March 3, 2011Inventors: Huahung Kao, Shiann-Ming Liou
-
Publication number: 20110049712Abstract: A stacked die package in which an adhesive pad separates a bottom die from a top die. The pad may be in the form of a wall of adhesive about a central hollow area. The bottom die is attached to a base with a low temperature curing adhesive or a snap cure adhesive.Type: ApplicationFiled: October 1, 2010Publication date: March 3, 2011Applicant: ANALOG DEVICES, INC.Inventor: Thomas M. Goida
-
Publication number: 20110049711Abstract: An arrangement for the equipping of electronic packages with elliptical C4 connects possessing optimal orientation for enhanced reliability. Furthermore, disclosed is a method providing elliptical C4 connects which possesses optimal orientation for enhanced reliability, as implemented in connection with their installation in electronic packages. Employed are essentially elliptical solder pads or elliptical C4 pad configurations at various preferably corner locations on a semiconductor chip.Type: ApplicationFiled: August 26, 2010Publication date: March 3, 2011Applicant: International Business Machines CorporationInventors: Sri M. Jayantha, Lorenzo Valdevit