Spherical Bumps On Substrate For External Connection, E.g., Ball Grid Arrays (bga) (epo) Patents (Class 257/E23.069)
-
Publication number: 20120086125Abstract: In one embodiment, a semiconductor device includes a plurality of semiconductor chip stacks mounted on a substrate. Bonding terminals disposed on the substrate correspond to the chip stacks, such that at least one chip in each chip stack may be directly connected to a bonding terminal on the substrate and at least one chip in the chip stack is not directly connected to the bonding terminal. The semiconductor chip stacks may each act as one semiconductor device to the outside.Type: ApplicationFiled: October 6, 2011Publication date: April 12, 2012Inventors: Uk-song Kang, Hoon Lee
-
Publication number: 20120086122Abstract: The present invention relates to a semiconductor device and a semiconductor package having the same. The semiconductor device includes a conductive element. The conductive element is disposed on a protruded conductive via and liner, and covers a sidewall of the liner. Whereby, the conductive element can protect the protruded conductive via and liner from being damaged. Further, the size of the conductive element is large, thus it is easy to perform a probe test process.Type: ApplicationFiled: October 12, 2010Publication date: April 12, 2012Inventors: BIN-HONG CHENG, MENG-JEN WANG
-
Publication number: 20120086123Abstract: Semiconductor packages connecting a semiconductor chip to an external device by bumps are provided. The semiconductor packages may include a connection pad on a semiconductor chip, a connecting bump on and configured to be electrically connected to the connection pad and a supporting bump on the semiconductor chip and configured to be electrically isolated from the connection pad. The connection bump may include a first pillar and a first solder ball and the supporting bump may include a second pillar and a second solder ball. The semiconductor packages may further include a solder channel in the second pillar configured to allow a portion of the second solder ball to extend into the solder channel along a predetermined direction.Type: ApplicationFiled: September 23, 2011Publication date: April 12, 2012Inventors: JEONG-WOO PARK, MOON-GI CHO, UI-HYOUNG LEE, SUN-HEE PARK
-
Patent number: 8148806Abstract: The package includes a substrate, a first chip, a second chip, multiple first bumps and multiple second bumps. The substrate has a first region and a second region. The first region is substantially coplanar with the second region. The first bumps connect the first chip and the second chip. The second bumps connect the first chip and the second region of the substrate, wherein the second chip is over the first region of the substrate. The second bumps have a height greater than that of the first bumps plus the second chip. The substrate does not have an opening accommodating the second chip. The first bumps may be gold bumps or solder bumps. The second bumps may be solder bumps.Type: GrantFiled: November 12, 2008Date of Patent: April 3, 2012Assignee: Megica CorporationInventors: Mou-Shiung Lin, Bryan Peng
-
Publication number: 20120074512Abstract: A communication device according to an embodiment includes an antenna transmitting/receiving a high frequency signal, a semiconductor chip having four corners and four sides processing the high frequency signal, and a substrate on which a first wiring connected to ground, a second wiring supplying power to the semiconductor chip, a third wiring connected to a protection element or circuit of the semiconductor chip, and fourth wirings transmitting a signal from the semiconductor chip are formed by plating, and the semiconductor chip is mounted.Type: ApplicationFiled: March 21, 2011Publication date: March 29, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Naoko ONO, Toshiya Mitomo
-
Publication number: 20120074567Abstract: A semiconductor device is made by forming a first conductive layer over a first temporary carrier having rounded indentations. The first conductive layer has a non-linear portion due to the rounded indentations. A bump is formed over the non-linear portion of the first conductive layer. A semiconductor die is mounted over the carrier. A second conductive layer is formed over a second temporary carrier having rounded indentations. The second conductive layer has a non-linear portion due to the rounded indentations. The second carrier is mounted over the bump. An encapsulant is deposited between the first and second temporary carriers around the first semiconductor die. The first and second carriers are removed to leave the first and second conductive layers. A conductive via is formed through the first conductive layer and encapsulant to electrically connect to a contact pad on the first semiconductor die.Type: ApplicationFiled: December 6, 2011Publication date: March 29, 2012Applicant: STATS ChipPAC, Ltd.Inventors: Zigmund R. Camacho, Dioscoro A. Merilo, Jairus L. Pisigan, Frederick R. Dahilig
-
Publication number: 20120074566Abstract: An example embodiment relates to a semiconductor package. The semiconductor package includes a first substrate including a first pad, a second substrate upwardly spaced apart from the first substrate and including a second pad opposite to the first pad. At least one electrode is coupled between the first pad and the second pad. The semiconductor package includes a guide ring formed at a periphery of the electrode between the first substrate and the second substrate.Type: ApplicationFiled: July 21, 2011Publication date: March 29, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: HanShin Youn, Yonghwan Kwon, YoungHoon Ro, Woojae Kim, Sungwoo Park
-
Patent number: 8143101Abstract: The present invention relates to semiconductor package and the method of making the same. The method of the invention comprises the following steps: (a) providing a first substrate; (b) mounting a first chip onto a surface of the first substrate; (c) forming a plurality of conductive elements on the surface of the first substrate; (d) covering the conductive elements with a mold, the mold having a plurality of cavities accommodating top ends of each of the conductive elements; and (e) forming a first molding compound for encapsulating the surface of the first substrate, the first chip and parts of the conductive elements, wherein the height of the first molding compound is smaller than the height of each of the conductive elements. Thus, the first molding compound encapsulates the entire surface of the first substrate, so that the mold flush of the first molding compound will not occur, and the rigidity of the first substrate is increased.Type: GrantFiled: March 21, 2008Date of Patent: March 27, 2012Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Yu-Ching Sun, Ren-Yi Cheng, Tsai Wan, Chih-Hung Hsu, Kuang-Hsiung Chen
-
Publication number: 20120068340Abstract: Provided is a BGA semiconductor package including: a substrate on which a semiconductor device is mounted; an adhesive for adhering the semiconductor device and the substrate to each other; a micro ball having conductivity, the micro ball being fitted into a through-hole provided in the substrate; a bonding wire for electrically connecting the semiconductor device and the micro ball to each other; and an encapsulation member for encapsulating, with an encapsulation resin, the semiconductor device, the adhesive, a part of the micro ball, and the bonding wire, only on a surface side of the substrate on which the semiconductor device is mounted, in which at least a part of a bottom surface of the micro ball has an exposed portion as an external connection terminal, which is exposed through the through-hole provided in the substrate as a bottom surface of the encapsulation member.Type: ApplicationFiled: September 21, 2011Publication date: March 22, 2012Inventor: Noriyuki Kimura
-
Publication number: 20120068339Abstract: A packaged integrated circuit is presented for placement on a printed circuit board (PCB) layer providing power lines and data access channels. The packaged integrated circuit includes; a package substrate having data channels and power lines; a circuit substrate having functional components, wherein (a) the power lines and the data channels in the package substrate are coupled to the functional components of the substrate by conducting bumps, (b) the conducting balls coupling the data access channels in the PCB to the data channels in the package substrate are located along the edges of the package substrate; and (c) the conducting balls coupling the power lines in the PCB and the power lines in the package substrate are located in an interior portion of the package substrate. Also, an integrated circuit may further include a circuit substrate having active components, including a SerDes circuit at a center portion of the substrate.Type: ApplicationFiled: September 21, 2010Publication date: March 22, 2012Applicant: MOSYS, INC.Inventors: Michael J. Miller, Mark W. Baumann
-
Publication number: 20120068341Abstract: A method for providing a known good integrated circuit die having enhanced planarity from a prepackaged integrated circuit die having a surface warpage such as in a ball grid array (BGA) package is provided. A partially-depackaged integrated circuit package is affixed to a substrate with a spacer element there between such that the active surface of the die within the partially depackaged integrated circuit die is “bowed” slightly upwardly to define a convex surface. The exposed encapsulant on the now-convex surface of the mounted, partially-depackaged integrated circuit package is then lapped or ground away to a predetermined depth so that an integrated circuit die is provided having an enhanced planarity and surface uniformity.Type: ApplicationFiled: September 12, 2011Publication date: March 22, 2012Applicant: Irvine Sensors CorporationInventors: Peter Lieu, W. Eric Boyd
-
Publication number: 20120049359Abstract: A BGA package comprises a substrate, a chip disposed on the substrate, and a plurality of solder balls disposed under the substrate. The substrate further has a plurality of ball pads and a solder mask having a plurality of openings to expose the ball pads where the ball pads include two or more non-signal pads. Solder mask further has a trench connecting the ones of the openings on the non-signal pads where the trench is filled with solder paste so that the solder balls bonded to the non-signal pads are electrically connected together to achieve power integrity and to reduce numbers of power/ground layers to make the package thinner and the substrate cost lower.Type: ApplicationFiled: August 30, 2010Publication date: March 1, 2012Inventor: Wen-Jeng FAN
-
Publication number: 20120049362Abstract: A semiconductor device has a first semiconductor chip 10 molded with a resin 12, a first metal 14 provided in the resin 12 in a circumference of the first semiconductor chip 10, and being exposed on a lower surface of the resin 12, a second metal 16 provided in the resin 12 over the first metal 14, and being exposed on an upper surface of the resin 12, and a first wire 18 coupling the first semiconductor chip 10 to the first metal 14 and the second metal 16. The first wire 18 is coupled to the first metal 14 and the second metal 16 so as to be sandwiched therebetween.Type: ApplicationFiled: January 27, 2011Publication date: March 1, 2012Inventors: Naomi MASUDA, Kouichi MEGURO
-
Publication number: 20120049364Abstract: Embodiments of the present disclosure provide a method that comprises providing a first die having a surface comprising a bond pad to route electrical signals of the first die and attaching the first die to a layer of a substrate. The method further comprises forming one or more additional layers of the substrate to embed the first die in the substrate and coupling a second die to the one or more additional layers, the second die having a surface comprising a bond pad to route electrical signals of the second die. The second die is coupled to the one or more additional layers such that electrical signals are routed between the first die and the second die.Type: ApplicationFiled: July 15, 2011Publication date: March 1, 2012Inventors: Sehat Sutardja, Albert Wu, Scott Wu
-
Patent number: 8125081Abstract: The present invention relates to a connecting structure between semiconductor device 1 of a BGA type which has external electrode terminals 9 including column-like electrode 17, insulating layer 16 formed around the column-like electrode 17 and annular electrode 15 formed around the insulating layer 16, and a printed wiring board capable of mounting the semiconductor device 1 and including lower-layer electrode 28 to be soldered to column-like electrode 17 of the aforementioned external electrode terminal 9 and upper-layer electrode 27 to be soldered to annular electrode 15 of the aforementioned external electrode terminal 9. Column-like electrode 17 of semiconductor device 1 is soldered to lower-layer electrode 28 of printed wiring board 2. Annular electrode 15 of semiconductor device 1 is soldered to upper-layer electrode 27 of printed wiring board 2.Type: GrantFiled: January 10, 2007Date of Patent: February 28, 2012Assignee: NEC CorporationInventor: Hironori Ohta
-
Patent number: 8124453Abstract: An electronic package for containing at least a top packaging module vertically stacked on a bottom packaging module. Each of the packaging modules includes a semiconductor chip packaged and connected by via connectors and connectors disposed on a laminated board fabricated with a standard printed-circuit board process wherein the top and bottom packaging module further configured as a surface mountable modules for conveniently stacking and mounting to prearranged electrical contacts without using a leadframe. At least one of the top and bottom packaging modules is a multi-chip module (MCM) containing at least two semiconductor chips. At least one of the top and bottom packaging modules includes a ball grid array (BGA) for surface mounting onto the prearranged electrical contacts. At least one of the top and bottom packaging modules includes a plurality of solder bumps on one of the semiconductor chips for surface mounting onto the prearranged electrical contacts.Type: GrantFiled: November 8, 2010Date of Patent: February 28, 2012Assignee: Alpha & Omega Semiconductor, LtdInventors: Ming Sun, Yueh Se Ho
-
Patent number: 8125066Abstract: An integrated circuit (IC) package is disclosed. The IC package has an IC chip disposed on a top surface of a package substrate. Multiple solder balls are placed on the top surface of a package substrate, surrounding the IC chip. A molding compound covers the top surface area of the package substrate and surrounds the IC chip and each of the solder balls on the surface of the package substrate, leaving the top of each of the solder balls exposed. The embedded solder balls on the top surface of the package substrate may be used to connect the IC package to another IC package that may be placed directly on top of it. The solder balls may also be used to connect the IC package to another package substrate or an interposal substrate that may in turn be connected to another IC chip or package.Type: GrantFiled: July 13, 2009Date of Patent: February 28, 2012Assignee: Altera CorporationInventor: Teck-Gyu Kang
-
SEMICONDUCTOR DEVICE, MANUFACTURING METHOD THEREOF, AND MANUFACTURING METHOD OF SEMICONDUCTOR MODULE
Publication number: 20120043656Abstract: An improvement is achieved in the mounting reliability of a semiconductor device. A semiconductor chip is mounted over an upper surface of a wiring substrate. A plurality of solder balls are disposed individually over a plurality of lands formed on a lower surface of the wiring substrate. The plural lands include a first land group arranged in a plurality of rows and arranged along a peripheral edge portion of the lower surface of the wiring substrate, and a second land group arranged inside the first land group in the lower surface of the wiring substrate. The lands in the first land group are arranged with a first pitch, and the lands in the second land group are arranged with a second pitch higher than the first pitch.Type: ApplicationFiled: November 4, 2011Publication date: February 23, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Yoshinari HAYASHI -
Publication number: 20120038045Abstract: A stacked semiconductor device may have a plurality of chips stacked in three-dimension. The stacked semiconductor device may include a first semiconductor chip and at least one second semiconductor chip. The first semiconductor chip may include a plurality of first through silicon vias (TSVs). The at least one second semiconductor chip may include a plurality of second TSVs. The at least one second semiconductor chip may be stacked above the first semiconductor chip and may be thinner than the first semiconductor chip. Therefore, the stacked semiconductor device may have an improved reliability.Type: ApplicationFiled: May 18, 2011Publication date: February 16, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Ho-Cheol Lee
-
Patent number: 8115316Abstract: A technology is provided for a packaging board adapted to mount a device capable of improving handleability and securing connection reliability. The packaging board includes: a pad electrode formed on a substrate; an insulating layer covering the substrate, having an opening at least in part in an area over the pad electrode; and a joint layer formed on the pad electrode inside the opening. The surface of the joint layer is lower than the top lip of the opening.Type: GrantFiled: August 30, 2007Date of Patent: February 14, 2012Assignee: Sanyo Electric Co., Ltd.Inventors: Yasuhiro Kohara, Ryosuke Usui, Takeshi Nakamura, Yusuke Igarashi
-
Patent number: 8115310Abstract: A semiconductor device assembly can include a semiconductor chip, a receiving substrate, and a spacer structure interposed between the semiconductor chip and the receiving substrate. The spacer provides an unoccupied space between a pillar and a bond finger for excess conductive material, which can otherwise flow from between the pillar and bond finger and result in a conductive short. The spacer can also provide an offset between the pillar and bond finger.Type: GrantFiled: June 11, 2009Date of Patent: February 14, 2012Assignee: Texas Instruments IncorporatedInventors: Kenji Masumoto, Mutsumi Masumoto
-
Publication number: 20120032167Abstract: A packaged integrated circuit includes a substrate having a wire layout pattern and a solder mask layer. An integrated circuit attached to a surface of the substrate is electrically connected to the wire layout pattern. An encapsulation material covers at least the integrated circuit and the solder mask layer. One or more crack seal rings are disposed on the solder mask surface. The crack seal rings are copper traces with terminals that allow current to be applied to the traces. A broken trace (open circuit condition) is indicative of a crack in the package. Thus, electrical testing is performed to detect physical defects.Type: ApplicationFiled: August 5, 2010Publication date: February 9, 2012Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Boon Yew LOW, Teck Beng Lau, Vemal Raja Manikam
-
Publication number: 20120032693Abstract: A method is provided in which an impedance is measured between a first of a plurality of seal ring contact pads and a ground contact pad coupled to a semiconductor substrate of a semiconductor device. The first impedance value is obtained from the measured impedance, and the first impedance value is compared with a reference impedance value to determine whether a structural defect is present in the semiconductor device based on whether the first impedance value is greater than the reference impedance value.Type: ApplicationFiled: August 3, 2010Publication date: February 9, 2012Applicant: CISCO TECHNOLOGY, INC.Inventors: Jie Xue, ShiJie Wen
-
Publication number: 20120032329Abstract: In semiconductor integrated circuit devices for vehicle use, an aluminum pad on a semiconductor chip and an external device are coupled to each other by wire bonding using a gold wire for the convenience of mounting. Such a semiconductor integrated circuit device, however, causes a connection failure due to the interaction between aluminum and gold in use for a long time at a relatively high temperature (about 150 degrees C.). A semiconductor integrated circuit device can include a semiconductor chip as a part of the device, an electrolytic gold plated surface film (gold-based metal plated film) provided over an aluminum-based bonding pad on a semiconductor chip via a barrier metal film, and a gold bonding wire (gold-based bonding wire) for interconnection between the plated surface film and an external lead provided over a wiring board (wiring substrate).Type: ApplicationFiled: September 12, 2011Publication date: February 9, 2012Inventors: HIROMI SHIGIHARA, HIROSHI TSUKAMOTO, AKIRA YAJIMA
-
Patent number: 8110914Abstract: A wafer level package includes a chip, a removable resin layer, a molding material, a dielectric layer, redistribution lines and a solder resist. The removable resin layer is formed to surround side surfaces and a lower surface of the chip. The molding material is formed on the lower surface of the removable resin layer. The dielectric layer is formed over the removable resin layer including the chip and having via holes to expose portions of the chip. The redistribution lines are formed on the dielectric layer including insides of the via holes to be connected to the chip. The solder resist layer is formed on the dielectric layer to expose portions of the redistribution lines.Type: GrantFiled: January 7, 2009Date of Patent: February 7, 2012Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Seok Kang, Sung Yi, Young Do Kweon
-
Publication number: 20120025376Abstract: A BGA package includes an IC die, a substrate, a plurality of solder balls, and a square contact pad. The portions of the contact pad capable of interfering with the IC die are removed to ensure the space between two of the contact pads is sufficient to avoid noise interference.Type: ApplicationFiled: November 1, 2010Publication date: February 2, 2012Applicants: HON HAI PRECISION INDUSTRY CO., LTD., AMBIT MICROSYSTEMS (SHANGHAI) LTD.Inventors: TING LIANG, YAN QI
-
Publication number: 20120025375Abstract: An integrated circuit assembly is fabricated on a metal substrate strip in an array format that has raised circuitry pattern formed by photolithographic and metal etching processes. The circuitry pattern is formed on one side of the metal substrate only. The raised circuitry's etch depth extends partially through the metal substrate. Die attachment can be performed using a non-conductive material applied directly onto and around the raised circuitry features directly under the die. After wirebond and molding processes, the molded metal substrate strip assembly is processed through a metal etching process to remove the metal substrate portion that is exposed beyond the mold cap. A solder mask coating can be applied to protect the metal circuitry and to define the package pad opening to form Land-Grid-Array (LGA) packages. Solder balls can also be attached to form Ball-Grid-Array (BGA) packages.Type: ApplicationFiled: July 30, 2010Publication date: February 2, 2012Applicant: ATMEL CORPORATIONInventor: Ken Lam
-
Publication number: 20120025374Abstract: An integrated circuit packaging system includes: a package carrier; an integrated circuit attached to the package carrier; a rounded interconnect on the package carrier; and an encapsulation over the package carrier covering the integrated circuit and exposing the rounded interconnect having a characteristic free of denting.Type: ApplicationFiled: October 12, 2011Publication date: February 2, 2012Inventors: JoHyun Bae, DaeSik Choi, SungWon Cho
-
Patent number: 8106499Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a base substrate having a base conductive material on opposite sides of the base substrate; connecting an internal interconnect having a substantially spherical shape on the base substrate; forming a top substrate having a top conductive material on opposite sides of the top substrate with an upper component thereon facing the base substrate; and attaching the top substrate on the internal interconnect.Type: GrantFiled: June 20, 2009Date of Patent: January 31, 2012Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Jairus Legaspi Pisigan
-
Publication number: 20120018887Abstract: A stackable microelectronic package includes a first microelectronic die attached to and electrically connecting with a first substrate. A second microelectronic die is attached to the first die on one side, and to a second substrate on the other side. Electrical connections are made between the first die and the first substrate, between the second die and the second substrate, and between the first and second substrates, e.g., via wire bonding. The electrical connecting elements are advantageously encased in a molding compound. Exposed contacts on the first and/or second substrates, not covered by the molding compound, provide for electrical connections between the package, and another package stacked onto the package. The package may avoid coplanarity factors, can be manufactured using existing equipment, allows for intermediate testing, and can also offer a thinner package height.Type: ApplicationFiled: October 3, 2011Publication date: January 26, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Seng Kim Dalson Ye, Chin Hui Chong
-
Publication number: 20120018886Abstract: A method of manufacturing an integrated circuit package includes: forming a substrate including: forming a core layer, and forming vias in the core layer; forming a conductive layer having a predetermined thickness on the core layer and having substantially twice the predetermined thickness in the vias; and forming connections between an integrated circuit die and the conductive layer.Type: ApplicationFiled: September 28, 2011Publication date: January 26, 2012Inventors: Il Kwon Shim, Kwee Lan Tan, Jian Jun Li, Dario S. Filoteo, JR.
-
Publication number: 20120018885Abstract: A semiconductor apparatus includes a base substrate and a logic chip disposed on the base substrate. The logic chip includes a memory control circuit, a first through silicon via, and a second through silicon via. The memory control circuit is disposed on a first surface of a substrate of the logic chip, and a memory chip is disposed on a second surface of the substrate of the logic chip. The first through silicon via electrically connects the memory control circuit and the memory chip, the second through silicon via is electrically connected to the memory chip and is configured to transmit power for the memory chip, the second through silicon via is electrically insulated from the logic chip, and the first surface of the substrate of the logic chip faces the base substrate.Type: ApplicationFiled: December 6, 2010Publication date: January 26, 2012Inventors: Go Eun Lee, Taeje Cho, Un-Byoung Kang, Seongmin Ryu, Jung-Hwan Kim, Tae Hong Min
-
Publication number: 20120013000Abstract: A microelectronic package has a microelectronic element overlying or mounted to a first surface of a substrate and substantially rigid conductive posts projecting above the first surface or projecting above a second surface of the substrate remote therefrom. Conductive elements exposed at a surface of the substrate opposite the surface above which the conductive posts project are electrically interconnected with the microelectronic element. An encapsulant overlies at least a portion of the microelectronic element and the surface of the substrate above which the conductive posts project, the encapsulant having a recess or a plurality of openings each permitting at least one electrical connection to be made to at least one conductive post. At least some conductive posts are electrically insulated from one another and adapted to simultaneously carry different electric potentials.Type: ApplicationFiled: July 19, 2010Publication date: January 19, 2012Applicant: TESSERA RESEARCH LLCInventor: Belgacem Haba
-
Patent number: 8097958Abstract: A connection structure (package 10) has a first plate body 101 and a second plate body; in the first plate body 101, a wiring pattern having a plurality of connection terminals 102 is formed, and the second plate body has at least two connection terminals (electrode terminals 104) arranged facing the connection terminals of the first plate body 101. The connection terminals of the first and second plate bodies are connection terminals formed as projections on the surfaces of the first and second plate bodies. A conductive substance 108 is accumulated to cover at least a part of each side face of the connection terminals opposed to each other of the first and second plate bodies, and the connection terminals thus opposed are connected to each other via the conductive substance. The package thus formed is ready for a high-pin-count, narrow-pitch configuration of a next-generation semiconductor chip, and exhibits excellent productivity and reliability.Type: GrantFiled: April 18, 2007Date of Patent: January 17, 2012Assignee: Panasonic CorporationInventors: Susumu Sawada, Seiichi Nakatani, Seiji Karashima, Takashi Kitae
-
Patent number: 8093721Abstract: There is provide a flip chip semiconductor package comprising: an electrode pad formed a semiconductor substrate; a lower metal bonding layer formed on the electrode pad; an upper metal bonding layer formed on the lower metal bonding layer and having a post shape of a predetermined height; and a conductive bump formed on the upper metal bonding layer, and a solder bump covers at least partially the surface of the upper metal bonding layer. An insulating layer for electrode reconfiguration is formed around the electrode pad on the substrate, and the insulating layer has a predetermined thickness to prevent the penetration of ? particles from the solder bump. The semiconductor package may further comprise an oxidation preventing layer between the solder bump and the upper metal bonding layer.Type: GrantFiled: August 31, 2007Date of Patent: January 10, 2012Assignee: Nepes CorporationInventors: In-Soo Kang, Byung-Jin Park
-
Patent number: 8093720Abstract: A mounting structure and a mounting method which are capable of securely electrically connecting wiring on a board and a device to each other in the case where the device is mounted on the board, and are capable of forming a finer bump, and increasing the number of pins are provided. A device includes at least one projection having a structure in which a surface of at least a tip part of a projecting section made of an elastic body is coated with a conductive film.Type: GrantFiled: July 17, 2007Date of Patent: January 10, 2012Assignees: Sony Corporation, Sony Chemical & Information Device CorporationInventors: Katsuhiro Tomoda, Shiyuki Kanisawa, Hidetsugu Namiki
-
Patent number: 8093699Abstract: A circuit device in which highly reliable sealing with a resin can be achieved is provided. A semiconductor chip is provided on one surface of an insulating resin film and a conductive layer that is electrically connected to the semiconductor chip is provided on another surface of the insulating resin film. A solder ball (electrode) for the connection to a circuit board is provided on the conductive layer. An insulating resin layer is further provided between the conductive layer and the circuit board to embed the electrode therein. In this manner, the circuit device is formed. A side face of the semiconductor chip is covered with the insulating resin film.Type: GrantFiled: December 22, 2005Date of Patent: January 10, 2012Assignee: Sanyo Electric Co., Ltd.Inventors: Yasuhiro Kohara, Ryosuke Usui, Hideki Mizuhara, Yasunori Inoue
-
Publication number: 20120001328Abstract: A chip-sized package and a fabrication method thereof are provided. The method includes forming a protection layer on an active surface of a chip and attaching a non-active surface of the chip to a carrier made of a hard material; performing a molding process and removing a protection layer from the chip; performing an RDL process to prevent problems as encountered in the prior art, such as softening of adhesive films, an encapsulant overflow, a pliable chip and chip deviation or contamination caused by directly adhering the active surface of the chip to the adhesive film that may even lead to inferior electrical contacts between a circuit layer and a plurality of chip bond pads during subsequent RDL process, and cause the package to be scraped. Further, the carrier employed in this invention can be repetitively used in the process to help reduce manufacturing costs.Type: ApplicationFiled: December 14, 2010Publication date: January 5, 2012Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chiang-Cheng Chang, Chien-Ping Huang, Chun-Chi Ke
-
Patent number: 8089145Abstract: In accordance with the present invention, there is provided a semiconductor package (e.g., a QFP package) including a uniquely configured leadframe sized and configured to maximize the available number of exposed leads in the semiconductor package. More particularly, the semiconductor package of the present invention includes a generally planar die pad or die paddle defining multiple peripheral edge segments. In addition, the semiconductor package includes a plurality of leads. Some of these leads are provided in two concentric rows or rings which at least partially circumvent the die pad, with other leads including portions which protrude from respective side surfaces of a package body of the semiconductor package. Connected to the top surface of the die pad is at least one semiconductor die which is electrically connected to at least some of the leads. At least portions of the die pad, the leads, and the semiconductor die are encapsulated by the package body.Type: GrantFiled: November 17, 2008Date of Patent: January 3, 2012Assignee: Amkor Technology, Inc.Inventors: Gwang Ho Kim, Jin Seong Kim, Dong Joo Park, Dae Byoung Kang
-
Publication number: 20110316155Abstract: A method of manufacture of a semiconductor packaging system includes: providing a substrate; mounting a semiconductor chip to the substrate; mounting a pillar ball having a ball height electrically connected to the substrate; mounting an interposer above the semiconductor chip and electrically connected to the pillar ball; and wherein: mounting the interposer or mounting the substrate includes connecting the pillar ball to a pillar base having a base height substantially less than the ball height of the pillar ball and the pillar base having vertical sides not covered by the pillar ball.Type: ApplicationFiled: June 23, 2010Publication date: December 29, 2011Inventors: ChanHoon Ko, Junwoo Myung, Wonil Kwon
-
Publication number: 20110316157Abstract: A semiconductor device according to the present invention includes: a semiconductor chip; a sealing resin layer formed on the semiconductor chip; and a post electrode formed in a through-hole penetrating through the sealing resin layer in a thickness direction, and having a hemispheric top surface.Type: ApplicationFiled: September 13, 2011Publication date: December 29, 2011Applicant: ROHM CO., LTD.Inventor: Tatsuya SAKAMOTO
-
Patent number: 8084863Abstract: A circuitized substrate including a dielectric layer having a p-aramid paper impregnated with a halogen-free, low moisture absorptivity resin and not including continuous or semi-continuous fiberglass fibers as part thereof, and a first circuitized layer positioned on the dielectric layer. A method of making this substrate is also provided.Type: GrantFiled: April 10, 2008Date of Patent: December 27, 2011Assignee: Endicott Interconnect Technologies, Inc.Inventors: Robert M. Japp, Voya R. Markovich, Kostas I. Papathomas, Mark D. Poliks
-
Patent number: 8080884Abstract: A mounting structure of the present invention includes a semiconductor element 101, a circuit board 301 having electrodes 302 opposed to electrodes 102 of the semiconductor element 101, and conductive two-layer bumps 213. Second bumps 210 joined to the electrodes 302 of the circuit board 301 are formed larger than first bumps 209 joined to the electrodes 102 of the semiconductor element 101. The axis of the first bump 209 and the axis of the second bump 210 are not aligned with each other.Type: GrantFiled: June 18, 2009Date of Patent: December 20, 2011Assignee: Panasonic CorporationInventors: Kojiro Nakamura, Yoshihiro Tomura, Kentaro Kumazawa
-
Publication number: 20110304046Abstract: A semiconductor element (10) is secured to an island (7), and a plurality of through-holes (8) are formed in the portion of the island (7), which surrounds the area to which the semiconductor element (10) is secured. Further, the electrode pads of the semiconductor element (10) and leads (4) are electrically connected by copper wires (11). In this structure, the cost of materials is reduced by using the copper wires (11) in comparison with gold wires. Further, a part of a resin package (2) is embedded in through-holes (8), so that the island (7) can be easily supported within the resin package (2).Type: ApplicationFiled: February 25, 2010Publication date: December 15, 2011Applicants: ON SEMICONDUCTOR TRADING, LTD. a Bermuda limited company, ON SEMICONDUCTOR TRADING, LTD. a Bermuda limited company, ON SEMICONDUCTOR TRADING, LTD. a Bermuda limited liablity companyInventors: Takashi Kitazawa, Yasushige Sakamoto, Motoaki Wakui
-
Publication number: 20110304044Abstract: A stacked chip package structure includes: a first chip and a second chip stacked on a substrate; a first electrical connection structure electrically connecting the substrate and the first chip; and a second electrical connection structure electrically connecting the second chip and the first chip, wherein the second electrical connection structure, disposed on a third chip, includes an adhesive layer encapsulating a second solder ball structure on the second chip and a first solder ball structure on the first chip; and a plurality of conductive wires disposed in the adhesive layer for conducting the second solder ball structure and the first solder ball structure. A fabrication method for the stacked chip package structure is also disclosed. Forming conductive wires in the adhesive layer electrically connecting the upper and lower chips may improve potential problems caused when using wire bonding technology for the upper chip during stacking of the multilayer chips.Type: ApplicationFiled: July 7, 2010Publication date: December 15, 2011Inventor: Ming-hong LIN
-
Patent number: 8076775Abstract: A semiconductor package includes: a semiconductor substrate; an inner insulator layer formed on the substrate; at least one internal wiring extending from a front side of the substrate along one of lateral sides of the substrate to a rear side of the substrate; a first outer insulator layer disposed at the front side of the substrate, formed on the internal wiring, and formed with at least one wire-connecting hole; and a second outer insulator layer disposed at the rear side of the substrate, formed on the internal wiring, and formed with at least one wire-connecting hole which exposes a portion of the internal wiring.Type: GrantFiled: January 21, 2009Date of Patent: December 13, 2011Inventor: Yu-Nung Shen
-
Publication number: 20110298127Abstract: A semiconductor device has a semiconductor substrate which has a plurality of pad electrodes provided on a top surface thereof and has an approximately rectangular shape; a rewiring layer which is provided with a plurality of contact wiring lines connected to the plurality of pad electrodes, is disposed on the semiconductor substrate through an insulating film, and has an approximately rectangular shape; and a plurality of ball electrodes which are provided on the rewiring layer.Type: ApplicationFiled: March 14, 2011Publication date: December 8, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Shoji Seta, Hideaki Ikuma
-
Publication number: 20110298125Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a pillar ball; mounting an interposer having a first functional side and a second functional side over the pillar ball and a semiconductor chip; encapsulating the interposer, the pillar ball, and the semiconductor chip with an encapsulation; forming a via through the first functional side and the second functional side of the interposer, and through the encapsulation to expose a portion of the pillar ball; and filling the via with a pillar post.Type: ApplicationFiled: June 8, 2010Publication date: December 8, 2011Inventor: ChanHoon Ko
-
Publication number: 20110298130Abstract: Through silicon vias (TSVs) include a first metal plug having a cylindrical shape, passing through a semiconductor substrate, and with an outer peripheral surface surrounded by a first insulating film; an isolated semiconductor substrate in the semiconductor substrate and surrounding a first metal plug surrounded by a first insulating film; and a second metal plug surrounding the isolated semiconductor substrate and being surrounded by a second insulating film. A first bias voltage is applied to the isolated semiconductor substrate so that a depletion layer is formed in the isolated semiconductor substrate from an interface between the isolated semiconductor substrate and the first insulating film. The first bias voltage is different from a second bias voltage applied to the semiconductor substrate, which is a main semiconductor substrate, with a device forming area where transistors constituting circuits are formed.Type: ApplicationFiled: April 25, 2011Publication date: December 8, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Uk-song Kang
-
Patent number: 8072071Abstract: A semiconductor device includes a chip comprising a contact element, a structured dielectric layer over the chip, and a conductive element coupled to the contact element. The conductive element comprises a first portion embedded in the structured dielectric layer, a second portion at least partially spaced apart from the first portion and embedded in the structured dielectric layer, and a third portion contacting a top of the structured dielectric layer and extending at least vertically over the first portion and the second portion.Type: GrantFiled: February 19, 2009Date of Patent: December 6, 2011Assignee: Infineon Technologies AGInventors: Rainer Steiner, Jens Pohl, Werner Robl, Markus Brunnbauer, Gottfried Beer