Having Vertical Bulk Current Component Or Current Vertically Following Trench Gate (e.g., Vertical Power Dmos Transistor) (epo) Patents (Class 257/E29.257)
-
Patent number: 8497549Abstract: A shielded gate field effect transistor includes a trench extending into a semiconductor region. A shield electrode is in a lower portion of the trench, and is insulated from the semiconductor region by a shield dielectric. The shield dielectric comprises first and second dielectric layers, the first dielectric layer extending between the second dielectric layer and the semiconductor region. The second dielectric layer comprises a material which during oxidation process inhibits growth of oxide along surfaces of the semiconductor region covered by the second dielectric layer. An inter-electrode dielectric overlies the shield electrode, and a gate dielectric lines upper trench sidewalls. A gate electrode is in an upper portion of the trench over the inter-electrode dielectric.Type: GrantFiled: August 30, 2007Date of Patent: July 30, 2013Assignee: Fairchild Semiconductor CorporationInventor: Gordon K. Madson
-
Patent number: 8492816Abstract: Solutions for forming a silicided deep trench decoupling capacitor are disclosed. In one aspect, a semiconductor structure includes a trench capacitor within a silicon substrate, the trench capacitor including: an outer trench extending into the silicon substrate; a dielectric liner layer in contact with the outer trench; a doped polysilicon layer over the dielectric liner layer, the doped polysilicon layer forming an inner trench within the outer trench; and a silicide layer over a portion of the doped polysilicon layer, the silicide layer separating at least a portion of the contact from at least a portion of the doped polysilicon layer; and a contact having a lower surface abutting the trench capacitor, a portion of the lower surface not abutting the silicide layer.Type: GrantFiled: January 11, 2010Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: James S. Nakos, Edmund J. Sprogis, Anthony K. Stamper
-
Patent number: 8487370Abstract: A semiconductor device includes a semiconductor body including a trench with first and second opposing sidewalls. A first electrode is arranged in a lower portion of the trench and a second electrode in an upper portion of the trench. A dielectric structure is arranged in the trench, including a first portion between the electrodes. The first portion includes, in sequence along a lateral direction from the first sidewall to the second sidewall, a first part including a first dielectric material, a second part including a second dielectric material selectively etchable to the first dielectric material, a third part including the first dielectric material, the first dielectric material of the third part being continuously arranged along a vertical direction from a top side of the first electrode to a bottom side of the second electrode, a fourth part including the second dielectric material and a fifth part including the first dielectric material.Type: GrantFiled: July 30, 2010Date of Patent: July 16, 2013Assignee: Infineon Technologies Austria AGInventors: Oliver Blank, Ralf Siemieniec, Martin Poelzl, Maximilian Roesch
-
Patent number: 8486784Abstract: A vertical semiconductor device with improved junction profile and a method of manufacturing the same are provided. The vertical semiconductor device includes a pillar vertically extended from a surface of a semiconductor substrate, a silicon layer formed in a bit line contact region of one sidewall of the pillar, and a junction region formed within a portion of the pillar contacting with the silicon layer.Type: GrantFiled: December 27, 2010Date of Patent: July 16, 2013Assignee: Hynix Semiconductor Inc.Inventor: Hyun Jung Kim
-
Publication number: 20130175608Abstract: A semiconductor device is provided. The semiconductor device includes a plurality of first epitaxial layers, a second epitaxial layer and a gate structure. The plurality of first epitaxial layers is stacked on a substrate and has a first conductivity type. Each first epitaxial layer includes at least one first doping region and at least one second doping region adjacent thereto. The first doping region has a second conductivity and the second doping region has the first conductivity type. The second epitaxial layer is disposed on the plurality of first epitaxial layers, having the first conductivity type. The second epitaxial layer has a trench therein and a third doping region having the second conductivity type is adjacent to a sidewall of the trench. The gate structure is disposed on the second epitaxial layer above the second doping region. A method of fabricating a semiconductor device is also disclosed.Type: ApplicationFiled: March 22, 2012Publication date: July 11, 2013Inventors: Tsung-Hsiung LEE, Shang-Hui Tu
-
Publication number: 20130175607Abstract: A semiconductor device is provided. The semiconductor device includes a substrate having a first doping region and an overlying second doping region, wherein the first and second doping regions have a first conductivity type and wherein the second doping region has at least one first trench and at least one second trench adjacent thereto. A first epitaxial layer is disposed in the first trench and has a second conductivity type. A second epitaxial layer is disposed in the second trench and has the first conductivity type, wherein the second epitaxial layer has a doping concentration greater than that of the second doping region and less than that of the first doping region. A gate structure is disposed on the second trench. A method of fabricating a semiconductor device is also disclosed.Type: ApplicationFiled: March 14, 2012Publication date: July 11, 2013Inventors: Tsung-Hsiung Lee, Shang-Hui Tu
-
Patent number: 8482064Abstract: A termination for silicon superjunction VDMOSFET comprises heavily doped N-type silicon substrate which also works as drain region; drain metal is disposed on the back surface of the heavily doped N-type silicon substrate; an N-type silicon epitaxial layer is disposed on the heavily doped N-type silicon substrate; P-type silicon columns and N-type silicon columns are formed in the N-type silicon epitaxial layer, alternately arranged; a continuous silicon oxide layer is disposed on a part of silicon surface in the termination; structures that block the drift of mobile ions (several discontinuous silicon oxide layers arranged at intervals) are disposed on the other part of silicon surface in the termination. The structures that block the drift of mobile ions disposed in the termination region are able to effectively prevent movement of the mobile ions and improve the capability of the power device against the contamination induced by the mobile ions.Type: GrantFiled: June 11, 2012Date of Patent: July 9, 2013Assignee: Suzhou Poweron IC Design Co., Ltd.Inventors: Yangbo Yi, Haisong Li, Qin Wang, Ping Tao, Lixin Zhang
-
Patent number: 8482085Abstract: Power MOS device of the type comprising a plurality of elementary power MOS transistors having respective gate structures and comprising a gate oxide with double thickness having a thick central part and lateral portions of reduced thickness. Such device exhibiting gate structures comprising first gate conductive portions overlapped onto said lateral portions of reduced thickness to define, for the elementary MOS transistors, the gate electrodes, as well as a conductive structure or mesh. Such conductive structure comprising a plurality of second conductive portions overlapped onto the thick central part of gate oxide and interconnected to each other and to the first gate conductive portions by means of a plurality of conducive bridges.Type: GrantFiled: December 14, 2010Date of Patent: July 9, 2013Assignee: STMicroelectronics S.r.l.Inventors: Angelo Magri, Ferruccio Frisina, Giuseppe Ferla
-
Publication number: 20130168764Abstract: A trench semiconductor power device having active cells under gate metal pad to increase total active area for lowering on-resistance is disclosed. The gate metal pad is not only for gate wire bonding but also for active cells disposition. Therefore, the device die can be shrunk so that the number of devices per wafer is increased for die cost reduction. Moreover, the device can be packaged into smaller type package for further cost reduction.Type: ApplicationFiled: December 30, 2011Publication date: July 4, 2013Applicant: FEEI CHERNG ENTERPRISE CO., LTD.Inventor: Fu-Yuan HSIEH
-
Patent number: 8476702Abstract: A semiconductor device according to the present invention includes: a body region of a first conductive type; trenches formed by digging in from a top surface of the body region; gate electrodes embedded in the trenches; source regions of a second conductive type formed at sides of the trenches in a top layer portion of the body region; and body contact regions of the first conductive type, penetrating through the source regions in a thickness direction and contacting the body region. The body contact regions are formed in a zigzag alignment in a plan view.Type: GrantFiled: September 26, 2008Date of Patent: July 2, 2013Assignee: Rohm Co., Ltd.Inventor: Naoki Izumi
-
Patent number: 8466514Abstract: A trench semiconductor power device integrated with four types of ESD clamp diodes for optimization of total perimeter of the ESD clamp diodes, wherein the ESD clamp diodes comprise multiple back to back Zener diodes with alternating doped regions of a first conductivity type next to a second conductivity type, wherein each of the doped regions has a closed ring structure.Type: GrantFiled: October 17, 2011Date of Patent: June 18, 2013Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 8466510Abstract: A staggered column superjunction semiconductor device may include a cell region having one or more device cells. One or more device cells in the cell region include a semiconductor substrate configured to act as a drain and a semiconductor layer formed on the substrate. A first doped column may be formed in the semiconductor layer to a first depth and a second doped column may be formed in the semiconductor layer to a second depth. The first depth is greater than the second depth. The first and second columns are doped with dopants of a same second conductivity type and extend along a portion of a thickness of the semiconductor layer and are separated from each by a portion of the semiconductor layer.Type: GrantFiled: October 30, 2009Date of Patent: June 18, 2013Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Lingpeng Guan, Madhur Bobde, Anup Bhalla, Hamza Yilmaz
-
Patent number: 8461648Abstract: A semiconductor component with a drift region and a drift control region. One embodiment includes a semiconductor body having a drift region of a first conduction type in the semiconductor body. A drift control region composed of a semiconductor material, which is arranged, at least in sections, is adjacent to the drift region in the semiconductor body. An accumulation dielectric is arranged between the drift region and the drift control region.Type: GrantFiled: July 27, 2006Date of Patent: June 11, 2013Assignee: Infineon Technologies Austria AGInventors: Frank Pfirsch, Anton Mauder, Armin Willmeroth, Hans-Joachim Schulze, Stefan Sedlmaier, Markus Zundel, Franz Hirler, Arunjai Mittal
-
Patent number: 8455318Abstract: An embodiment of a process for manufacturing a power semiconductor device envisages the steps of: providing a body of semiconductor material having a top surface and having a first conductivity; forming columnar regions having a second type of conductivity within the body of semiconductor material, and surface extensions of the columnar regions above the top surface; and forming doped regions having the second type of conductivity, in the proximity of the top surface and in contact with the columnar regions. The doped regions are formed at least partially within the surface extensions of the columnar regions; the surface extensions and the doped regions have a non-planar surface pattern, in particular with a substantially V-shaped groove.Type: GrantFiled: April 21, 2006Date of Patent: June 4, 2013Assignee: STMicroelectronics S.r.l.Inventors: Alfio Guarnera, Mario Giuseppe Saggio, Ferruccio Frisina
-
Patent number: 8455320Abstract: This invention discloses an inverted field-effect-transistor (iT-FET) semiconductor device that includes a source disposed on a bottom and a drain disposed on a top of a semiconductor substrate. The semiconductor power device further comprises a trench-sidewall gate placed on sidewalls at a lower portion of a vertical trench surrounded by a body region encompassing a source region with a low resistivity body-source structure connected to a bottom source electrode and a drain link region disposed on top of said body regions thus constituting a drift region. The drift region is operated with a floating potential said iT-FET device achieving a self-termination.Type: GrantFiled: July 19, 2012Date of Patent: June 4, 2013Assignee: Alpha and Omega Semiconductor IncorporatedInventor: François Hébert
-
Patent number: 8431988Abstract: A lateral trench transistor has a semiconductor body having a source region, a source contact, a body region, a drain region, and a gate trench, in which a gate electrode which is isolated from the semiconductor body is embedded. A heavily doped semiconductor region is provided within the body region or adjacent to it, and is electrically connected to the source contact, and whose dopant type corresponds to that of the body region.Type: GrantFiled: October 28, 2005Date of Patent: April 30, 2013Assignee: Infineon Technologies AGInventors: Franz Hirler, Uwe Wahl, Thorsten Meyer, Michael Rüb, Armin Willmeroth, Markus Schmitt, Carolin Tolksdorf, Carsten Schäffer
-
Patent number: 8420487Abstract: Power MOS device of the type comprising a plurality of elementary power MOS transistors having respective gate structures and comprising a gate oxide with double thickness having a thick central part and lateral portions of reduced thickness. Such device exhibiting gate structures comprising first gate conductive portions overlapped onto said lateral portions of reduced thickness to define, for the elementary MOS transistors, the gate electrodes, as well as a conductive structure or mesh. Such conductive structure comprising a plurality of second conductive portions overlapped onto the thick central part of gate oxide and interconnected to each other and to the first gate conductive portions by means of a plurality of conducive bridges.Type: GrantFiled: December 14, 2010Date of Patent: April 16, 2013Assignee: STMicroelectronics S.r.l.Inventors: Angelo Magri, Ferruccio Frisina, Giuseppe Ferla
-
Patent number: 8421145Abstract: Provided is a power semiconductor device including a semiconductor substrate, in which a current flows in a thickness direction of the semiconductor substrate. The semiconductor substrate includes a resistance control structure configured so that a resistance to the current becomes higher in a central portion of the semiconductor substrate than a peripheral portion of the semiconductor substrate.Type: GrantFiled: March 8, 2011Date of Patent: April 16, 2013Assignee: Mitsubishi Electric CorporationInventor: Kenji Hatori
-
Patent number: 8421147Abstract: A MOS transistor having an increased gate-drain capacitance is described. One embodiment provides a drift zone of a first conduction type. At least one transistor cell has a body zone, a source zone separated from the drift zone by the body zone, and a gate electrode, which is arranged adjacent to the body zone and which is dielectrically insulated from the body zone by a gate dielectric. At least one compensation zone of the first conduction type is arranged in the drift zone. At least one feedback electrode is arranged at a distance from the body zone, which is dielectrically insulated from the drift zone by a feedback dielectric and which is electrically conductively connected to the gate electrode.Type: GrantFiled: December 22, 2010Date of Patent: April 16, 2013Assignee: Infineon Technologies Austria AGInventors: Armin Willmeroth, Michael Treu
-
Patent number: 8409954Abstract: Ultra-low drain-source resistance power MOSFET. In accordance with an embodiment of the preset invention, a semiconductor device comprises a plurality of trench power MOSFETs. The plurality of trench power MOSFETs is formed in a second epitaxial layer. The second epitaxial layer is formed adjacent and contiguous to a first epitaxial layer. The first epitaxial layer is formed adjacent and contiguous to a substrate highly doped with red Phosphorous. The novel red Phosphorous doped substrate enables a desirable low drain-source resistance.Type: GrantFiled: March 21, 2006Date of Patent: April 2, 2013Assignee: Vishay-SilconixInventors: The-Tu Chau, Sharon Shi, Qufei Chen, Martin Hernandez, Deva Pattanayak, Kyle Terrill, Kuo-In Chen
-
Patent number: 8405145Abstract: A gate trench 13 is formed in a semiconductor substrate 10. The gate trench 13 is provided with a gate electrode 16 formed over a gate insulating film 14. A portion of the gate electrode 16 protrudes from the semiconductor substrate 10, and a sidewall 24 is formed over a side wall portion of the protruding portion. A body trench 25 is formed in alignment with an adjacent gate electrode 16. A cobalt silicide film 28 is formed over a surface of the gate electrode 16 and over a surface of the body trench 25. A plug 34 is formed using an SAC technique.Type: GrantFiled: June 3, 2011Date of Patent: March 26, 2013Assignee: Renesas Electronics CorporationInventors: Hitoshi Matsuura, Yoshito Nakazawa, Tsuyoshi Kachi, Yuji Yatsuda
-
Publication number: 20130069158Abstract: A power semiconductor device includes a high resistance epitaxial layer having a first pillar region and a second pillar region as a drift layer. The first pillar region includes a plurality of first pillars of the first conductivity type and a plurality of second pillars of the second conductivity type disposed alternately along a first direction. The second pillar region is adjacent to the first pillar region along the first direction. The second pillar region includes a third pillar and a fourth pillar of a conductivity type opposite to a conductivity type of the third pillar. A net quantity of impurities in the third pillar is less than a net quantity of impurities in each of the plurality of first pillars. A net quantity of impurities in the fourth pillar is less than the net quantity of impurities in the third pillar.Type: ApplicationFiled: March 20, 2012Publication date: March 21, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Hiroshi OHTA, Yasuto Sumi, Kiyoshi Kimura, Junji Suzuki, Hiroyuki Irifune, Wataru Saito
-
Publication number: 20130069155Abstract: A termination for silicon superjunction VDMOSFET comprises heavily doped N-type silicon substrate which also works as drain region; drain metal is disposed on the back surface of the heavily doped N-type silicon substrate; an N-type silicon epitaxial layer is disposed on the heavily doped N-type silicon substrate; P-type silicon columns and N-type silicon columns are formed in the N-type silicon epitaxial layer, alternately arranged; a continuous silicon oxide layer is disposed on a part of silicon surface in the termination; structures that block the drift of mobile ions (several discontinuous silicon oxide layers arranged at intervals) are disposed on the other part of silicon surface in the termination. The structures that block the drift of mobile ions disposed in the termination region are able to effectively prevent movement of the mobile ions and improve the capability of the power device against the contamination induced by the mobile ions.Type: ApplicationFiled: June 11, 2012Publication date: March 21, 2013Applicant: Suzhou Poweron IC Design Co., LtdInventors: Yangbo YI, Haisong LI, Qin WANG, Ping TAO, Lixin ZHANG
-
Patent number: 8399924Abstract: An integrated circuit containing an extended drain MOS transistor may be formed by forming a drift region implant mask with mask fingers abutting a channel region and extending to the source/channel active area, but not extending to a drain contact active area. Dopants implanted through the exposed fingers form lateral doping striations in the substrate under the mask fingers. An average doping density of the drift region under the gate is at least 25 percent less than an average doping density of the drift region at the drain contact active area. In one embodiment, the dopants diffuse laterally to form a continuous drift region. In another embodiment, substrate material between lateral doping striations remains an opposite conductivity type from the lateral doping striations.Type: GrantFiled: June 15, 2011Date of Patent: March 19, 2013Assignee: Texas Instruments IncorporatedInventors: Pinghai Hao, Sameer Pendharkar, Binghua Hu, Qingfeng Wang
-
Patent number: 8390059Abstract: Provided is a power semiconductor device including a semiconductor substrate, in which a current flows in a thickness direction of the semiconductor substrate. The semiconductor substrate includes a resistance control structure configured so that a resistance to the current becomes higher in a central portion of the semiconductor substrate than a peripheral portion of the semiconductor substrate.Type: GrantFiled: March 8, 2011Date of Patent: March 5, 2013Assignee: Mitsubishi Electric CorporationInventor: Kenji Hatori
-
Publication number: 20130049102Abstract: This invention discloses a semiconductor power device formed in a semiconductor substrate comprises a highly doped region near a top surface of the semiconductor substrate on top of a lightly doped region. The semiconductor power device further comprises a body region, a source region and a gate disposed near the top surface of the semiconductor substrate and a drain disposed at a bottom surface of the semiconductor substrate. The semiconductor power device further comprises source trenches opened into the highly doped region filled with a conductive trench filling material in electrical contact with the source region near the top surface. The semiconductor power device further comprises a buried field ring regions disposed below the source trenches and doped with dopants of opposite conductivity from the highly doped region.Type: ApplicationFiled: August 25, 2011Publication date: February 28, 2013Inventors: Madhur Bobde, Anup Bhalla, Hamza Yilmaz, Lingpeng Guan, Jun Hu
-
Patent number: 8377756Abstract: In one embodiment, the invention comprises a MOSFET comprising individual MOSFET cells. Each cell comprises a U-shaped well (228) (P type) and two parallel sources (260) (N type) formed within the well. A plurality of source rungs (262) (doped N) connect sources (260) at multiple locations. Regions between two rungs (262) comprise a body (252) (P type). These features are formed on an N-type epitaxial layer (220), which is formed on an N-type substrate (216). A contact (290) extends across and contacts a plurality of source rungs (262) and bodies (252). Gate oxide and a gate contact overlie a leg of a first well and a leg of a second adjacent well, inverting the conductivity responsive to a gate voltage. A MOSFET comprises a plurality of these cells to attain a desired low channel resistance. The cell regions are formed using self-alignment techniques at several states of the fabrication process.Type: GrantFiled: July 26, 2011Date of Patent: February 19, 2013Assignee: General Electric CompanyInventors: Stephen Daley Arthur, Kevin Matocha, Peter Sandvik, Zachary Stum, Peter Losee, James McMahon
-
Patent number: 8378416Abstract: MOS-gated devices, related methods, and systems for vertical power and RF devices including an insulated trench and a gate electrode. A body region is positioned so that a voltage bias on the gate electrode will cause an inversion layer in the body region. Permanent electrostatic charges are included in said insulation material. A conductive shield layer is positioned above the insulated trench, to reduce parasitic capacitances.Type: GrantFiled: November 25, 2009Date of Patent: February 19, 2013Assignee: MaxPower Semiconductor, Inc.Inventors: Mohamed N. Darwish, Jun Zeng
-
Publication number: 20130037852Abstract: Super-junction MOSFETs by trench fill system requires void-free filling epitaxial growth. This may require alignment of plane orientations of trenches in a given direction. Particularly, when column layout at chip corner part is bilaterally asymmetrical with a diagonal line between chip corners, equipotential lines in a blocking state are curved at corner parts due to column asymmetry at chip corner. This tends to cause points where equipotential lines become dense, which may cause breakdown voltage reduction. In the present invention, in power type semiconductor active elements such as power MOSFETs, a ring-shaped field plate is disposed in chip peripheral regions around an active cell region, etc., assuming a nearly rectangular shape. The field plate has an ohmic-contact part in at least a part of the portion along the side of the rectangle. However, in the portion corresponding to the corner part of the rectangle, an ohmic-contact part is not disposed.Type: ApplicationFiled: July 13, 2012Publication date: February 14, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Tomohiro TAMAKI
-
Publication number: 20130026560Abstract: A parallel p-n layer (20) is provided as a drift layer between an active portion and an n+ drain region (11). The parallel p-n layer (20) is formed by an n-type region (1) and a p-type region (2) being repeatedly alternately joined. An n-type high concentration region (21) is provided on a first main surface side of the n-type region (1). The n-type high concentration region (21) has an impurity concentration higher than that of an n-type low concentration region (22) provided on a second main surface side of the n-type region (1). The n-type high concentration region (21) has an impurity concentration 1.2 times or more, 3 times or less, preferably 1.5 times or more, 2.5 times or less, greater than that of the n-type low concentration region (22). Also, the n-type high concentration region (21) has one-third or less, preferably one-eighth or more, one-fourth or less, of the thickness of a region of the n-type region (1) adjacent to the p-type region (2).Type: ApplicationFiled: January 28, 2011Publication date: January 31, 2013Applicant: FUJI ELECTRIC CO., LTD.Inventors: Yasuhiko Onishi, Mutsumi Kitamura, Akio Sugi, Manabu Takei
-
Publication number: 20130026559Abstract: In one embodiment, the invention comprises a MOSFET comprising individual MOSFET cells. Each cell comprises a U-shaped well (228) (P type) and two parallel sources (260) (N type) formed within the well. A plurality of source rungs (262) (doped N) connect sources (260) at multiple locations. Regions between two rungs (262) comprise a body (252) (P type). These features are formed on an N-type epitaxial layer (220), which is formed on an N-type substrate (216). A contact (290) extends across and contacts a plurality of source rungs (262) and bodies (252). Gate oxide and a gate contact overlie a leg of a first well and a leg of a second adjacent well, inverting the conductivity responsive to a gate voltage. A MOSFET comprises a plurality of these cells to attain a desired low channel resistance. The cell regions are formed using self-alignment techniques at several states of the fabrication process.Type: ApplicationFiled: July 26, 2011Publication date: January 31, 2013Inventors: Stephen Daley Arthur, Kevin Matocha, Peter Sandvik, Zachary Stum, Peter Losee, James McMahon
-
Patent number: 8361865Abstract: A method of manufacturing a semiconductor device, includes forming a first trench and a second trench in a semiconductor region of a first conductivity type simultaneously, forming a gate insulating film and a gate electrode in the first trench, forming a channel region of a second conductivity type in the semiconductor region, forming a source region of the first conductivity type in the channel region, forming a diffusion region of the first conductivity type which has a higher concentration than that of the semiconductor region in a part of the semiconductor region located immediately under the second trench by implanting impurity ions of the first conductivity type through the second trench, and forming a drain electrode in a part of the second trench.Type: GrantFiled: December 3, 2010Date of Patent: January 29, 2013Assignee: Renesas Electronics CorporationInventor: Kenya Kobayashi
-
Publication number: 20130020586Abstract: A semiconductor device having a low feedback capacitance and a low switching loss. The semiconductor device includes: a substrate; a drift layer formed on a surface of the semiconductor substrate; a plurality of first well regions formed on a surface of the drift layer; a source region which is an area formed on a surface of each of the first well regions and defining, as a channel region, the surface of each of the first well regions interposed between the area and the drift layer; a gate electrode formed over the channel region and the drift layer thereacross through a gate insulating film; and second well regions buried inside the drift layer below the gate electrode and formed to be individually connected to each of the first well regions adjacent to one another.Type: ApplicationFiled: April 7, 2011Publication date: January 24, 2013Applicant: Mitsubishi Electric CorporationInventors: Naruhisa Miura, Shuhei Nakata, Kenichi Ohtsuka, Shoyu Watanabe, Hiroshi Watanabe
-
Patent number: 8357969Abstract: A semiconductor device having a vertical channel transistor and a method for manufacturing the same are provided. In the semiconductor device, a metal bit line is formed between vertical channel transistors, and the metal bit line is connected to only one of the vertical channel transistors through an asymmetric bit line contact. Through such a structure, the resistance of the bit line can be improved and the process margin for formation of the bit line can be secured.Type: GrantFiled: June 30, 2009Date of Patent: January 22, 2013Assignee: Hynix Semiconductor IncInventor: Min Chul Sung
-
Patent number: 8354698Abstract: A semiconductor device. The semiconductor comprises a substrate, a VDMOS, a JFET, a first electrode, a second electrode, a third electrode and a fourth electrode. The VDMOS is formed in the substrate. The JFET is formed in the substrate. The first electrode, the second electrode and a third electrode are connected to the VDMOS and used as a first gate electrode, a first drain electrode and a first source electrode of the VDMOS respectively. The second electrode, the third electrode and the fourth electrode are connected to the JFET and used as a second drain electrode, a second gate electrode and a second source electrode of the JFET respectively.Type: GrantFiled: July 1, 2010Date of Patent: January 15, 2013Assignee: System General Corp.Inventors: Hsin-Chih Chiang, Han-Chung Tai
-
Publication number: 20130009240Abstract: A semiconductor device including a drain region of a first conductivity type formed on a semiconductor substrate; an element forming region that is provided on the drain region and that has a concave portion reaching the drain region; a gate electrode disposed in the concave portion; a superjunction structure portion that is disposed in the element forming region and that is formed by alternately arranging a drift layer of the first conductivity type penetrated by the concave portion and a resurf layer of a second conductivity type being in contact with the drift layer on the semiconductor substrate; and a base region of the second conductivity type that is disposed on the superjunction structure portion so as to be in contact with the drift layer in the element forming region, that is penetrated by the concave portion, and that faces the gate electrode with the gate insulating film therebetween.Type: ApplicationFiled: September 14, 2012Publication date: January 10, 2013Applicant: ROHM CO., LTD.Inventor: Masaru TAKAISHI
-
Publication number: 20130009237Abstract: Charge balanced semiconductor devices with increased mobility structures and methods for making and using such devices are described. The semiconductor devices contain a substrate heavily doped with a dopant of a first conductivity type, a strained region containing a strain dopant in an upper portion of the substrate, an epitaxial layer being lightly doped with a dopant of a first or second conductivity type on the strained region, a trench formed in the epitaxial layer with the trench containing a MOSFET structure having a drift region overlapping the strained region, a source layer contacting an upper surface of the epitaxial layer and an upper surface of the MOSFET structure, and a drain contacting a bottom portion of the substrate. Since the drift region of the MOSFET structure is formed from the strained region in the substrate, the mobility of the drift region is improved and allows higher current capacity for the trench MOSFET devices. Other embodiments are described.Type: ApplicationFiled: July 7, 2011Publication date: January 10, 2013Inventor: Thomas E. Grebs
-
Patent number: 8350318Abstract: In one embodiment, an MOS transistor is formed with trench gates. The gate structure of the trench gates generally has a first insulator that has a first thickness in one region of the gate and a second thickness in a second region of the gate.Type: GrantFiled: August 17, 2007Date of Patent: January 8, 2013Assignee: Semiconductor Components Industries, LLCInventors: Gordon M. Grivna, Francine Y. Robb
-
Patent number: 8350317Abstract: A method for forming power semiconductor devices having an inter-electrode dielectric (IPD) layer inside a trench includes providing a semiconductor substrate with a trench, lining the sidewalls and bottom of the trench with a first layer of dielectric material, filling the trench with a first layer of conductive material to form a first electrode, recessing the first layer of dielectric material and the first layer of conductive material to a first depth inside the trench, forming a layer of polysilicon material on a top surface of the dielectric material and conductive material inside the trench, oxidizing the layer of polysilicon material, and forming a second electrode inside the trench atop the oxidized layer and isolated from trench sidewalls by a second dielectric layer. The oxidation step can be enhanced by either chemically or physically altering the top portion polysilicon such as by implanting impurities.Type: GrantFiled: December 11, 2009Date of Patent: January 8, 2013Assignee: Fairchild Semiconductor CorporationInventor: Christopher B. Kocon
-
Patent number: 8350324Abstract: The semiconductor device of the present invention includes a first conductive type semiconductor layer; a second conductive type source region formed in a surface layer portion of the semiconductor layer; a groove formed by digging in the source region from a surface thereof; an insulating film laminated on the semiconductor layer to cover a surface of the semiconductor layer; a contact hole penetrating through the insulating film in a layer thickness direction at least at a position facing the groove; a wiring formed on the insulating film; and a contact plug embedded in the contact hole so that a bottom portion thereof enters the groove to electrically connect the wiring and the source.Type: GrantFiled: July 19, 2011Date of Patent: January 8, 2013Assignee: Rohm Co., Ltd.Inventor: Masaki Hino
-
Publication number: 20130001677Abstract: The upper end of a gate electrode is situated below the surface of a semiconductor substrate. An insulating layer is formed over the gate electrode and over the semiconductor substrate situated at the periphery thereof. The insulating layer has a first insulating film and a low oxygen permeable insulating film. The first insulating film is, for example, an NSG film and the low oxygen permeable insulating film is, for example, an SiN film. Further, a second insulating film is formed over the low oxygen permeable insulating film. The second insulating film is, for example, a BPSG film. The TDDB resistance of a vertical MOS transistor is improved by processing with an oxidative atmosphere after forming the insulating layer. Further since the insulating layer has the low oxygen permeable insulating film, fluctuation of the threshold voltage of the vertical MOS transistor can be suppressed.Type: ApplicationFiled: June 27, 2012Publication date: January 3, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Shigeharu OKAJI
-
Publication number: 20120313162Abstract: According to one embodiment, a semiconductor device includes: a semiconductor substrate; an arsenic diffusion layer formed in the semiconductor substrate and containing arsenic; and a metal film formed on the arsenic diffusion layer. The metal film includes at least one metal selected from the group consisting of tungsten, titanium, ruthenium, hafnium, and tantalum, and arsenic.Type: ApplicationFiled: March 20, 2012Publication date: December 13, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Tetsuo Matsuda, Tomomi Kuraguchi
-
Publication number: 20120305944Abstract: A semiconductor element according to the present invention can perform both a transistor operation and a diode operation via its channel layer. If the potential Vgs of its gate electrode 165 with respect to that of its source electrode 150 is 0 volts, then a depletion layer with a thickness Dc, which has been depleted entirely in the thickness direction, is formed in at least a part of the channel layer 150 due to the presence of a pn junction between a portion of its body region 130 and the channel layer 150, and another depletion layer that has a thickness Db as measured from the junction surface of the pn junction is formed in that portion of the body region 130.Type: ApplicationFiled: October 14, 2011Publication date: December 6, 2012Applicant: PANASONIC CORPORATIONInventors: Makoto Kitabatake, Masao Uchida
-
Publication number: 20120292687Abstract: A super junction transistor includes a drain substrate, an epitaxial layer, wherein the epitaxial layer is disposed on the drain substrate, a plurality of gate structure units embedded on the surface of the epitaxial layer, a plurality of trenches disposed in the epitaxial layer between the drain substrate and the gate structure units, a buffer layer in direct contact with the inner surface of the trenches, a plurality of body diffusion regions with a first conductivity type adjacent to the outer surface of the trenches, wherein there is at least a PN junction on the interface between the body diffusion region and the epitaxial layer, and a doped source region, wherein the doped source region is disposed in the epitaxial layer and is adjacent to the gate structure unit.Type: ApplicationFiled: March 29, 2012Publication date: November 22, 2012Inventors: Yung-Fa Lin, Shou-Yi Hsu, Meng-Wei Wu, Main-Gwo Chen, Chia-Hao Chang, Chia-Wei Chen
-
Patent number: 8309409Abstract: A semiconductor-device fabrication method includes forming a second semiconductor region of a second conductivity on a surface layer of a first semiconductor region of a first conductivity, the second semiconductor region having an impurity concentration higher than the first semiconductor region; forming a trench penetrating the second semiconductor region, to the first semiconductor region; embedding a first electrode inside the trench via an insulating film, at a height lower than a surface of the second semiconductor region; forming an interlayer insulating film inside the trench, covering the first electrode; leaving the interlayer insulating film on only a surface of the first electrode; removing the second semiconductor region such that the surface thereof is positioned lower than an interface between the first electrode and the interlayer insulating film; and forming a second electrode contacting the second semiconductor region and adjacent to the first electrode via the insulating film in the trench.Type: GrantFiled: February 15, 2011Date of Patent: November 13, 2012Assignee: Fuji Electric Co., Ltd.Inventor: Seiji Momota
-
Patent number: 8310001Abstract: A vertical device structure includes a volume of semiconductor material, laterally adjoining a trench having insulating material on sidewalls thereof. A gate electrode within the trench is capacitively coupled through the insulating material to a first portion of the semiconducting material. Some portions of the insulating material contain fixed electrostatic charge in a density high enough to invert a second portion of the semiconductor material when no voltage is applied. The inverted portions can be used as induced source or drain extensions, to assure that parasitic are reduced without increasing on-resistance.Type: GrantFiled: February 27, 2009Date of Patent: November 13, 2012Assignee: MaxPower Semiconductor Inc.Inventors: Mohamed N. Darwish, Jun Zeng
-
Patent number: 8310002Abstract: A semiconductor device includes a semiconductor substrate, a first diffusion region, a gate insulating film, a gate electrode, a second diffusion region and a contact plug. The semiconductor substrate includes a base and at least a pillar. The first diffusion region is disposed in the base. The gate insulating film covers a side surface of the pillar. The gate electrode is separated from the pillar by the gate insulating film. The second diffusion region is disposed in an upper portion of the pillar. The contact plug is connected to the second diffusion region. The contact plug is connected to the entirety of the top surface of the pillar.Type: GrantFiled: April 20, 2009Date of Patent: November 13, 2012Assignee: Elpida Memory, Inc.Inventor: Hiroyuki Fujimoto
-
Publication number: 20120280314Abstract: In one embodiment, a transistor includes a pillar of semiconductor material arranged in a racetrack-shaped layout having a substantially linear section that extends in a first lateral direction and rounded sections at each end of the substantially linear section. First and second dielectric regions are disposed on opposite sides of the pillar. First and second field plates are respectively disposed in the first and second dielectric regions. First and second gate members respectively disposed in the first and second dielectric regions are separated from the pillar by a gate oxide having a first thickness in the substantially linear section. The gate oxide being substantially thicker at the rounded sections. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure.Type: ApplicationFiled: July 5, 2012Publication date: November 8, 2012Applicant: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Martin H. Manley
-
Patent number: 8304829Abstract: Exemplary power semiconductor devices with features providing increased breakdown voltage and other benefits are disclosed.Type: GrantFiled: March 20, 2009Date of Patent: November 6, 2012Assignee: Fairchild Semiconductor CorporationInventors: Joseph A. Yedinak, Ashok Challa
-
Publication number: 20120273859Abstract: A semiconductor device may include, but is not limited to, a semiconductor substrate having a first gate groove; a first fin structure underneath the first gate groove; a first diffusion region in the semiconductor substrate, the first diffusion region covering an upper portion of a first side of the first gate groove; and a second diffusion region in the semiconductor substrate. The second diffusion region covers a second side of the first gate groove. The second diffusion region has a bottom which is deeper than a top of the first fin structure.Type: ApplicationFiled: April 27, 2012Publication date: November 1, 2012Applicant: ELPIDA MEMORY, INC.Inventors: Kiyonori OYU, Koji TANIGUCHI, Koji HAMADA, Hiroaki TAKETANI