Phase Lock Loop Patents (Class 327/147)
-
Patent number: 9891934Abstract: A configuration controller for and a method of controlling a configuration of a circuitry are provided. The configuration controller comprises an input, a selection checker, a data selector and an output. The input receives an input configuration selection signal which is encoded according to a specific encoding scheme. The selection checker checks a correctness of the received input configuration selection signal and provides to the data selector a selection signal which indicates a specific configuration selection if the input configuration selection data is correct or indicates a default configuration selection if the input configuration selection signal is incorrect according to the specific encoding scheme. The data selector selects configuration data from its internal configuration data storage in accordance with the selection signal and provides the selected configuration data to the output.Type: GrantFiled: February 12, 2013Date of Patent: February 13, 2018Assignee: NXP USA, Inc.Inventor: Vladimir Litovtchenko
-
Patent number: 9893720Abstract: Methods and apparatuses for communicating information are described. In some embodiments, a first integrated circuit (IC) provides a clock signal and a data signal to a second IC, wherein the data bits of the data signal are timed according to the clock signal, and wherein the frequency of the clock signal is capable of being changed even when the data signal is valid.Type: GrantFiled: February 4, 2016Date of Patent: February 13, 2018Assignee: RAMBUS INC.Inventors: Brian Hing-Kit Tsang, Jared L. Zerbe
-
Patent number: 9851696Abstract: A circuit according to an example includes a controllable oscillator configured to generate an output signal based on a control signal, an input signal processing circuit configured to receive a reference signal and configured to generate a sequence of digital values indicative of a phase relation between the reference signal and the output signal or a signal derived from the output signal, and a digital data processing circuit configured to generate a sequence of processed values at a lower frequency than a frequency of the sequence of the digital values, each processed value being based on a plurality of the digital values of the sequence of digital values, wherein the control signal is based on the sequence of processed values.Type: GrantFiled: December 15, 2016Date of Patent: December 26, 2017Assignee: Intel IP CorporationInventors: Stefan Tertinek, Andreas Leistner
-
Patent number: 9843333Abstract: A phase locked loop may be operable to generate, utilizing a frequency doubler, a reference clock signal whose frequency is twice a frequency of a crystal clock signal and is keyed on both rising and falling edges of the crystal clock signal. A sampled loop filter (SLPF) in the phase locked loop may capture charge from a charge pump (CHP) in the phase locked loop and the charge is captured at a frequency corresponding to the frequency of the reference clock signal. Opening a switch of the SLPF may hold the captured charge during a phase comparison and closing the switch may release the captured charge. The switch is controlled utilizing a control signal. By utilizing the SLPF in the phase locked loop, the phase locked loop may eliminate, at an output of the CHP, disturbance which is associated with duty cycle errors of the crystal clock signal.Type: GrantFiled: November 29, 2016Date of Patent: December 12, 2017Assignee: Maxlinear, Inc.Inventor: Sheng Ye
-
Patent number: 9806722Abstract: The present invention is directed to signal processing system and electrical circuits. According to various embodiments, a DLL system includes a delay line provides multiple output signals associated with different clock phases. The delay line may be adjusted using a pair of bias voltages. A phase detector systems generates the bias voltages using the multiple output signals from the delay line. The multiple output signals include signals associated with the first phase, the last phase, and two adjacent phases. There are other embodiments as well.Type: GrantFiled: August 12, 2016Date of Patent: October 31, 2017Assignee: INPHI CORPORATIONInventors: Guojun Ren, James Gorecki, Karthik S. Gopalakrishnan
-
Patent number: 9806745Abstract: System and methods are provided for calibration of low pass filter mismatch. An example system includes: a tone generator configured to generate a tone signal with a baseband frequency value; one or more low pass filters configured to filter one or more analog signals associated with the tone signal; one or more analog-to-digital converters (ADCs) configured to generate one or more aliases associated with the one or more analog signals; and a calibration processor configured to detect low pass filter mismatch based at least in part on the one or more aliases associated with the tone signal.Type: GrantFiled: January 22, 2016Date of Patent: October 31, 2017Assignee: MARVELL WORLD TRADE LTD.Inventor: Wen-Yen Weng
-
Patent number: 9787249Abstract: An electrical circuit includes: at least one inductor, at least one varactor, and at least two transistors, all of which electrically arranged to form a voltage controlled oscillator (VCO) having an oscillation frequency; wherein the at least two transistors includes a first transistor and a second transistor; wherein the first transistor has a first bulk terminal and a first parasitic diode disposed between the first bulk terminal and the first transistor; wherein the second transistor has a second bulk terminal and a second parasitic diode disposed between the second bulk terminal and the second transistor; wherein application of a first control voltage to the first bulk terminal, application of a second control voltage to the second bulk terminal, or application of first and second control voltages to the first and second bulk terminals, respectively, is effective to change the oscillation frequency of the VCO.Type: GrantFiled: February 2, 2017Date of Patent: October 10, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Run Levinger, Jakob Vovnoboy
-
Patent number: 9787314Abstract: A phase locked loop system has a voltage-controlled variable-load ring oscillator (VLCO) that operates in a frequency band determined by a selected load on each stage of the ring oscillator. Each stage of the VLCO has multiple load selection transistors, each coupled to a load capacitor. Apparatus is provided for driving the load selection transistors according to a load configuration; and apparatus is provided for determining an operating load configuration such that a period of a divided reference signal approximately matches a period of a divided VLCO signal with the VLCO control voltage input clamped to a reference voltage. Once the load configuration is set, the loop is allowed to lock. In a particular embodiment, devices are provided for slowly tweaking the VLCO load to help keep the VLCO operating near an optimum control voltage despite drift of circuit parameters with temperature or time.Type: GrantFiled: February 3, 2016Date of Patent: October 10, 2017Assignee: Treehouse Design, Inc.Inventors: Curtis J. Dicke, Glenn E. Noufer
-
Patent number: 9787466Abstract: A method for filtering noise. The method may include obtaining an output signal from a phase locked loop (PLL) device. The method may include determining, using a digital phase detector and the output signal, an amount of PLL error produced by the PLL device. The method may include filtering, using a delay element and a digital filter, a portion of the amount of PLL error from the output signal to produce a filtered signal in response to determining the amount of PLL error produced by the PLL device.Type: GrantFiled: March 9, 2016Date of Patent: October 10, 2017Assignee: Ciena CorporationInventors: Sadok Aouini, Naim Ben-Hamida, Mahdi Parvizi
-
Patent number: 9780886Abstract: In order to further develop a circuit arrangement (CR; CR?) for receiving optical signals (SI) from at least one optical guide (GU), said circuit arrangement (CR; CR?) comprising: at least one light-receiving component (PD) for converting the optical signals (SI) into electrical current signals (IPD), at least one transimpedance amplifier (TA), being provided with the electrical current signals (IPD) from the light-receiving component (PD), at least one automatic gain controller (AG) for controlling the gain or transimpedance (R) of the transimpedance amplifier (TA), at least one integrator (IN) in a feedback path (FP), said integrator (IN) generating a control signal (Vint), at least one voltage-controlled current source (CS), being provided with the control signal (Vint) from the integrator (IN), at least one limiter (LI) acting as a comparator and generating in its output a logic level for positive or negative voltages in its input, and a corresponding method in such a way that a multilevel optical linType: GrantFiled: October 29, 2015Date of Patent: October 3, 2017Assignee: Silicon Line GmbHInventors: Ols Hidri, Martin Groepl, Holger Hoeltke
-
Patent number: 9762381Abstract: A method comprises receiving an input signal at an input of a receiver and retrieving a data sample signal and an error sample signal from the input signal. The method also comprises applying an adaptive procedure to generate a feedback code using the data sample signal and the error sample signal for feeding back into a decision feedback equalization (DFE) module. Further, it comprises converting the feedback code into a corresponding voltage value and assigning the corresponding voltage value as a tap weight for the DFE module. Finally, it comprises generating an edge sample signal by applying DFE to the input signal using the DFE module, wherein the DFE is based on the tap weight.Type: GrantFiled: July 3, 2013Date of Patent: September 12, 2017Assignee: NVIDIA CORPORATIONInventors: Lizhi Zhong, Vishnu Balan, Gautam Bhatia
-
Patent number: 9762220Abstract: A voltage controlled oscillator (VCO) in a frequency synthesizer generates an output signal having a target frequency by being coarse tuned in accordance with a channel code derived through a binary tree search. Thereafter, the output signal of the VCO may be further tuned using a phase lock loop (PLL) circuit. Each stage of the binary tree search includes a comparison step that determines a channel code bit, and another step that confirms that the channel code converges to a final channel code within an established stage range value.Type: GrantFiled: December 18, 2015Date of Patent: September 12, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Wook Han, Sung-Jun Lee, Joon-Hee Lee, Jong-Won Choi
-
Patent number: 9742428Abstract: A delta-sigma modulator includes a loop filter, a quantizer configured to change an analog output signal into a digital signal, and a digital-to-analog converter configured to receive the digital signal and including a first capacitor and a second capacitor. In a first sampling period, the first capacitor is discharged, and at the same time, the second capacitor is charged with a reference voltage. In a second sampling period, the digital signal includes noise caused by a clock jitter, the first capacitor is charged with a reference voltage, and the second capacitor is discharged and generates a charge corresponding to the noise. In a next first sampling period, the first capacitor is discharged, and at the same time, the second capacitor generates a noise current corresponding to the noise using the charge and is charged with a reference voltage.Type: GrantFiled: April 13, 2016Date of Patent: August 22, 2017Assignees: SAMSUNG ELECTRONICS CO., LTD., RESEARCH & FOUNDATION SUNGKYUNKWAN UNIVERSITYInventors: Mooyeol Choi, Hyungdong Roh, Bai-Sun Kong, Sunwoo Kwon, Myung-Jin Lee
-
Patent number: 9735793Abstract: A low power clock distribution circuit system (200) includes a clock generator (201) for generating a high frequency clock signal that is supplied to a clock interconnect running to multiple lanes of an integrated circuit, each lane including a passive clock repeater circuit (e.g., 203) having a differential-mode RLC network (e.g., 301) that is shielded by an active guard ring structure (e.g., 511) and that is coupled to receive first and second input clock signals (Vip, Vin) to provide clock signal gain boosting at a predetermined frequency range and clock signal attenuation out of the operating frequency range, thereby generating the first and second output clock signals (Vop, Von) that are provided to a clocked circuit (e.g., 211).Type: GrantFiled: December 8, 2015Date of Patent: August 15, 2017Assignee: NXP USA, INC.Inventors: Kevin Yi Cheng Chang, Muhammad Z. Islam
-
Patent number: 9729045Abstract: Power converter includes a switched power stage to generate an output voltage from an input voltage, and a controller to generate a pulse width modulation (PWM) signal for switching the switched power stage in dependence upon a voltage error signal. The voltage error signal is a difference between a reference voltage and the output voltage. The controller comprises a synchronizer to generate a first clock signal for clocking a low frequency domain of the controller, and a digital PWM controller clocked by the first clock signal and configured to determine an on-time information of the PWM signal and a PWM generator to generate the PWM signal based on the on-time information. The synchronizer is configured to synchronize a frequency of the PWM signal to a frequency imposed by the external reference signal by synchronizing a frequency of the first clock signal to the frequency imposed by the external reference signal.Type: GrantFiled: May 11, 2016Date of Patent: August 8, 2017Inventors: Marco Meola, Christian Glassner, Frank Trautmann
-
Patent number: 9722310Abstract: A method includes separating phase of Local Oscillator (LO) signals generated by individual Voltage Controlled Oscillators (VCOs) of a coupled VCO array through varying voltage levels of voltage control inputs thereto. The method also includes frequency multiplying an output of each individual VCO of the coupled VCO array to increase a range of phase differences between the phase separated LO signals generated by the individual VCOs. Further, the method includes mixing the frequency multiplied outputs of the individual VCOs with signals from antenna elements of an antenna array to introduce differential phase shifts in signal paths coupled to the antenna elements during performing beamforming with the antenna array.Type: GrantFiled: March 17, 2014Date of Patent: August 1, 2017Assignee: GigPeak, Inc.Inventor: Christopher T. Schiller
-
Patent number: 9712175Abstract: A clock and data recovery circuit module and a phase lock method are provided. The module includes a phase detection circuit, a converter circuit and a voltage control oscillation circuit. The phase detection circuit is configured to detect a phase difference between a data signal and a feedback clock. The converter circuit is coupled to the phase detection circuit and configured to output a first phase control voltage and a second phase control voltage according to the phase difference. The voltage control oscillation circuit is coupled to the converter circuit and configured to receive the first phase control voltage and the second phase control voltage and output the feedback clock according to the first phase control voltage and the second phase control voltage.Type: GrantFiled: September 10, 2016Date of Patent: July 18, 2017Assignee: PHISON ELECTRONICS CORP.Inventors: Wei-Yung Chen, Yu-Chiang Liao
-
Patent number: 9705515Abstract: Provided herein is a digital PLL, which can minimize spurious noise. The digital PLL includes a digital controlled oscillator configured to generate an output oscillation signal in response to a digital code, a phase modulation unit configured to perform phase interpolation on the output oscillation signal in response to a phase control code, a TDC configured to generate an error code using a time difference between a reference clock signal and a modulated clock signal, an error detection unit configured to generate a delay code required to compensate for a phase shift error in response to the phase control code and the error code, a delay unit configured to delay at least one of the reference clock signal and the modulated clock signal and provide a delayed clock signal, and a first decoder configured to control the delay unit in response to the delay code.Type: GrantFiled: September 23, 2016Date of Patent: July 11, 2017Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Ja Yol Lee, Min Jae Lee, Cheon Soo Kim, Min Uk Heo
-
Patent number: 9692427Abstract: Provided herein are apparatus and methods for phase-locked loops (PLLs). In certain configurations, a clock system includes a PLL, a control circuit, and a holdover circuit that is electrically coupled to an input of the PLL's loop filter via a holdover switch and a variable resistor. The control circuit generates an input clock signal for the PLL based on a selected reference clock signal. When the control circuit determines that the selected reference clock signal is unreliable, the control circuit disables the PLL's feedback loop and turns on the holdover switch. After the selected reference clock signal is changed or otherwise becomes reliable, the control circuit enables the PLL's feedback loop while keeping the holdover switch turned on, and controls a resistance of the variable resistor over time to provide a soft transition from holdover to reacquiring phase lock.Type: GrantFiled: January 30, 2015Date of Patent: June 27, 2017Assignee: HITTITE MICROWAVE LLCInventors: Gordon John Allan, Justin L. Fortier
-
Patent number: 9680486Abstract: A calibration procedure that uses direct measurement of digital phase error performance for low cost calibration of all-digital phase locked loop (ADPLL)/digitally-controlled oscillator (DCO) is described. Direct measurement of digital phase error, or difference in digital phase error, is used to adjust the operating point of the DCO and thereby determine the operating point that provides the optimal phase noise of the output signal. Calibration may be performed at any time so that changes in external factors such as process, voltage and temperature (PVT) may be incorporated into the setting of the operating point of the DCO.Type: GrantFiled: September 9, 2015Date of Patent: June 13, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Feng Wei Kuo, Kuang-Kai Yen, Jinn-Yeh Chien, Chewn-Pu Jou, Robert Bogdan Staszewski
-
Patent number: 9680482Abstract: A phase-locked loop device may include the following elements: a phase frequency detector configured to generate a control signal; a charge pump connected to the phase frequency detector; a loop filter connected to the charge pump and configured to generate a control voltage based on a first current received from the charge pump, wherein the charge pump is configured to generate a second current based on the control signal and a first copy of the control voltage and to provide the second current to the loop filter, the second current being linearly related to the control voltage; a voltage-controlled oscillator connected to the loop filter and configured to generate an output signal based on a second copy of the control voltage, wherein a frequency of the output signal is directly proportional to the control voltage; and a signal processor connected between the voltage-controlled oscillator and the phase frequency detector.Type: GrantFiled: March 10, 2016Date of Patent: June 13, 2017Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Hai Long Jia
-
Patent number: 9654118Abstract: A phase-rotating phase locked loop (PLL) may include first and second loops that share a loop filter and a voltage controlled oscillator in order to perform the operation of a phase-rotating PLL, the first and second loops configured to activate in response to an enable signal. The PLL may further include a phase frequency detection controller configured to provide the enable signal to the first and second loops in response to a transition of a coarse signal that may be applied as a digital code.Type: GrantFiled: June 10, 2016Date of Patent: May 16, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Junhan Bae, Kee-Won Kwon, Kyungho Kim, Jung Hoon Chun, Youngsoo Sohn, Seok Kim
-
Patent number: 9639114Abstract: A spread spectrum clock generation circuit includes a generation unit configured to generate and output a spread spectrum clock based on an input reference clock, a monitoring unit configured to monitor a difference between the number of pulses of a reference clock input to the generation unit after a reference time and the number of pulses of a spread spectrum clock output from the generation unit after the reference time, and a control unit configured to control a frequency of a spread spectrum clock to be generated by the generation unit so as to make the difference fall within a predetermined range.Type: GrantFiled: July 30, 2014Date of Patent: May 2, 2017Assignee: CANON KABUSHIKI KAISHAInventor: Takahiro Shirai
-
Patent number: 9621173Abstract: Circuits of a TAF-DPS clock generator implemented on programmable logic chip comprise: 1) a base time unit generator created from configurable blocks, or on-chip PLL, or on-chip DLL, said base time unit generator produces a plurality of phase-evenly-spaced-signals; 2) a TAF-DPS frequency synthesizer created by configuring configurable blocks of said programmable logic chip, said TAF-DPS frequency synthesizer takes said plurality of phase-evenly-spaced-signals as its input.Type: GrantFiled: November 19, 2015Date of Patent: April 11, 2017Inventor: Liming Xiu
-
Patent number: 9614537Abstract: An example clock generator circuit includes a fractional reference generator configured to generate a reference clock in response to a base reference clock and a phase error signal, the reference clock having a frequency that is a rational multiple of a frequency of the base reference clock. The clock generator circuit includes a digitally controlled delay line (DCDL) that delays the reference clock based on a first control code, and a pulse generator configured to generate pulses based on the delayed reference clock. The clock generator circuit includes a digitally controlled oscillator (DCO) configured to generate an output clock based on a second control code, the DCO including an injection input coupled to the pulse generator to receive the pulses.Type: GrantFiled: April 7, 2016Date of Patent: April 4, 2017Assignee: XILINX, INC.Inventors: Romesh Kumar Nandwana, Parag Upadhyaya
-
Patent number: 9614504Abstract: A user terminal device and a display method thereof are provided. A method for controlling a clock according to an exemplary embodiment includes generating a clock, generating a comparison clock corresponding to a frequency of an external alternating current (AC) power source, counting a number of clock cycles according to the comparison clock, and controlling a generation period of the clock according to the counted number of clock cycles.Type: GrantFiled: June 17, 2015Date of Patent: April 4, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Gun-young Bae, Dong-bin Park
-
Patent number: 9602084Abstract: Frequency detector and oscillator circuits are disclosed. Example frequency detector and oscillator circuits disclosed herein include a current approximation circuit coupled to an external clock operating at a target frequency. In some examples, the current approximation circuit is configured to determine a magnitude of a first current to charge a capacitor to reach a reference voltage during a first set of clock cycles generated by the external clock. In some examples, the current approximation circuit is further configured to generate an output current based on the magnitude of the first current and to use the output current to produce a comparator output. In some examples, the frequency detector and oscillator circuits further include a latching circuit coupled to receive the comparator output from the current approximation circuit. In some such examples, the latching circuit is configured to generate oscillating signals at the target frequency based on the comparator output.Type: GrantFiled: December 11, 2015Date of Patent: March 21, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Subramanian Jagdish Narayan, Dipankar Mandal, Janakiraman Seetharaman, Kiran Godbole
-
Patent number: 9602050Abstract: An electrical circuit includes: at least one inductor, at least one varactor, and at least two transistors, all of which electrically arranged to form a voltage controlled oscillator (VCO) having an oscillation frequency; wherein the at least two transistors includes a first transistor and a second transistor; wherein the first transistor has a first bulk terminal and a first parasitic diode disposed between the first bulk terminal and the first transistor; wherein the second transistor has a second bulk terminal and a second parasitic diode disposed between the second bulk terminal and the second transistor; wherein application of a first control voltage to the first bulk terminal, application of a second control voltage to the second bulk terminal, or application of first and second control voltages to the first and second bulk terminals, respectively, is effective to change the oscillation frequency of the VCO.Type: GrantFiled: June 21, 2016Date of Patent: March 21, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Run Levinger, Jakob Vovnoboy
-
Patent number: 9588497Abstract: A feedback loop includes an oscillator-based analog-to-digital converter configured to convert an analog signal to a first digital value and a second digital value. The oscillator-based analog-to-digital converter includes a first oscillator having a first oscillation frequency configured to generate a first digital value based on a first signal component of the analog signal. The oscillator-based analog-to-digital converter includes a second oscillator having a second oscillation frequency configured to generate a second digital value based on a second signal component of the analog signal. The first and second signal components are complementary signal components. The feedback loop includes a combiner configured to generate a digital value based on the first digital value, the second digital value, and an offset code. The offset code has a value that increases a difference between the first oscillation frequency and the second oscillation frequency.Type: GrantFiled: July 27, 2016Date of Patent: March 7, 2017Assignee: Silicon Laboratories Inc.Inventors: Timothy A. Monk, Rajesh Thirugnanam, Douglas F. Pastorello
-
Patent number: 9590797Abstract: In an example embodiment, a circuit includes an oscillator providing a set of clock phase signals. A main edge rate controller (ERC) coupled to the oscillator is configured to adjust an edge rate of each clock phase signal of the set of clock phase signals. An interpolator coupled to the main ERC is configured to interpolate the adjusted set of clock phase signals to provide at least one desired phase output signal. An edge rate controller calibrator comprises a ring oscillator including at least three ERCs connected in a loop, a counter configured to count a number of cycles of the ring oscillator over a given period, and a finite state machine (FSM) configured to compare the counter count to a given value corresponding to an operating frequency of the circuit and to adjust operation of the circuit based on the comparison.Type: GrantFiled: April 29, 2016Date of Patent: March 7, 2017Assignee: Cavium, Inc.Inventors: Jonathan K. Brown, Ethan Crain
-
Patent number: 9584140Abstract: Apparatuses, methods, and delay circuits for delaying signals are described. An example apparatus includes a fine delay circuit configured to provide an output signal based on a ratio of a first input signal and a second input signal. The fine delay circuit including a phase mixer circuit including first signal drivers configured to receive the first input signal. The fine delay circuit further including second signal drivers configured to receive the second input signal, where at least two of the first signal drivers have different drive strengths and at least two of the second signal drivers have different drive strengths.Type: GrantFiled: December 19, 2014Date of Patent: February 28, 2017Assignee: Micron Technology, Inc.Inventors: Yantao Ma, Tyler Gomm
-
Patent number: 9577648Abstract: A clock synchronization circuit has a clock sync detector. A first variable delay circuit is coupled to a first input of the clock sync detector. A controller is coupled to a digital output of the clock sync detector and a control input of the first variable delay circuit. A first clock signal is coupled to the first variable delay circuit. A second clock signal is coupled to a second input of the clock sync detector. The clock sync detector includes a first flip-flop and a first delay element coupled between the first variable delay circuit and a data input of the first flip-flop. A second variable delay circuit is coupled to a second input of the clock sync detector. A multiplexer is coupled between the first variable delay circuit and the first input of the clock sync detector. An offset compensation calibrates the clock sync detector.Type: GrantFiled: December 31, 2014Date of Patent: February 21, 2017Assignee: Semtech CorporationInventors: Krishna Shivaram, Eric Vandel
-
Patent number: 9577651Abstract: A circuit to generate a sweep frequency signal that includes a reference frequency source to generate a reference frequency signal, a first frequency combination circuit coupled to the reference frequency source, and operative to generate a sweep frequency signal in a first frequency band based on the reference frequency signal, a second frequency combination circuit coupled to the reference frequency source, and operative to generate a sweep frequency signal in a second frequency band different from the first frequency band based on the reference frequency signal, a multiple-level switch coupled to outputs of the first frequency combination circuit and the second frequency combination circuit, and a control circuit controlling the first and second frequency combination circuits and the multiple-level switch to output the sweep frequency signal in the first frequency band and the sweep frequency signal in the second frequency band at an output of the multiple-level switch alternately.Type: GrantFiled: June 3, 2014Date of Patent: February 21, 2017Assignee: NUCTECH COMPANY LIMITEDInventors: Ziran Zhao, Wenguo Liu, Zhiqiang Chen, Yuanjing Li, Wanlong Wu, Yinong Liu, Bin Sang, Lei Zheng
-
Patent number: 9571078Abstract: According to an embodiment, an improved flying adder circuit, comprises a fine clock, a coarse pulse clock, a rising edge triggered output connected to both the fine clock and the coarse pulse clock, a pulse clock connected to the rising edge triggered output, an adder, a 12-bit register situated to receive a signal from the adder and the pulse clock, and a single bit register situated to receive a signal from the pulse clock.Type: GrantFiled: July 24, 2015Date of Patent: February 14, 2017Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Steven E. Turner, Michael P. Anthony
-
Patent number: 9564908Abstract: Provided are a digital phase-locked loop (DPLL) having improved signal characteristics, and a method of operating the DPLL. The DPLL includes a first tracking unit configured to receive a reference signal and a feedback signal that is generated by feeding back an output signal of the DPLL, track the feedback signal, and output a delayed reference signal, and a second tracking unit configured to receive a delayed feedback signal generated by delaying the feedback signal, and the delayed reference signal, and generate an output signal of the DPLL, of which a frequency is controlled according to a phase difference between the delayed feedback signal and the delayed reference signal.Type: GrantFiled: December 1, 2015Date of Patent: February 7, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Min-young Song, Tae-ik Kim, Ji-hyun Kim
-
Patent number: 9521636Abstract: A controller device can control the time of a slave sub-system in a chain in a base station system. The controller device comprises a slave transceiver for receiving/transmitting from/to a master sub-system, and a synchronization device for synchronizing a clock of the slave transceiver to a clock of the master sub-system based on the received signal received from the master sub-system. The synchronization circuitry comprises a clock input port for receiving an external clock signal from an external clock generator. At a received signal input port the received signal can be received from the master transceiver. A tracking loop couples the received signal input and the second phase input to a control input of a controllable PLL, for providing a negative feedback which controls a phase and/or frequency of the feedback signal to counter the phase and or frequency error between the external clock signal and the received signal.Type: GrantFiled: April 22, 2014Date of Patent: December 13, 2016Assignee: NXP USA, INC.Inventors: Roi Menahem Shor, Ori Goren, Avraham Horn
-
Patent number: 9520164Abstract: According to one embodiment, a ZQ calibration circuit comprises a replica buffer controller configured to apply electric stress to a replica buffer circuit with a circuit configuration substantially identical to a circuit configuration of an output buffer circuit according to a usage status of the output buffer circuit during a period when no calibration operation is performed.Type: GrantFiled: November 20, 2015Date of Patent: December 13, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Kensuke Yamamoto, Kosuke Yanagidaira, Shouichi Ozaki
-
Patent number: 9513659Abstract: An integrated circuit includes a main clock tree, a reference clock trunk, a reference clock buffer and a calibration circuit. The main clock tree transmits a main operation clock to an internal node via serially-coupled buffers to form a local clock at an internal node. The reference clock buffer transmits a main reference clock via the reference clock trunk to form a reference clock at a terminal node. The calibration circuit compares phases of the local clock and the reference clock to accordingly generate a control signal, so the main clock tree can adjust phase of the local clock according to the control signal.Type: GrantFiled: May 20, 2015Date of Patent: December 6, 2016Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wen-Tai Wang, Shi-Hao Chen, Ming-Jing Ho
-
Patent number: 9509323Abstract: A fractional-N frequency synthesizer that suppresses integer boundary spurs. A frequency synthesizer includes a fractional-N phase locked loop (PLL) and a reference frequency scaler. The reference frequency scaler is coupled to a reference clock input of the PLL, the reference frequency scaler includes a programmable frequency divider, and a programmable frequency multiplier connected in series with the programmable frequency divider. Each of the divider and multiplier is configured to scale a reference frequency provided to the PLL by a programmable integer value.Type: GrantFiled: May 12, 2015Date of Patent: November 29, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Krishnaswamy Thiagarajan, Jagdish Chand Goyal, Srikanth Manian, Debapriya Sahu
-
Patent number: 9483129Abstract: In one embodiment, a method performed by an active stylus includes wirelessly receiving a synchronization signal from a touch controller. The method also includes determining a synchronization parameter of the synchronization signal, the synchronization parameter including an integer part and a fractional part, the integer part representing a positive integer multiple of an active-stylus clock period and the fractional part representing a fractional portion of the active-stylus clock period. The method further includes wirelessly transmitting information for reception by the touch controller, where the information includes a series of data portions, a successive data portion in the series being separated from a preceding data portion by a time interval. The time interval is based at least in part on the active-stylus clock period, the integer part of the synchronization parameter, and an updated fractional error value.Type: GrantFiled: May 12, 2015Date of Patent: November 1, 2016Assignee: Atmel CorporationInventor: Eivind Holsen
-
Patent number: 9485081Abstract: An apparatus for compensating for a skew is provided between data signals supplied through a plurality of data lines and a clock signal supplied through a clock line. A skew compensation apparatus includes a plurality of data receivers each configured to delay a data signal supplied through a corresponding data line based on associated phase difference data and to output the delayed data signal, a clock receiver configured to receive a clock signal supplied through a clock line, and a phase controller configured to select any one of the plurality of data receivers and to output, to the selected data receiver, a phase control signal configured to correct the phase difference data of the selected data receiver based on the phase difference between a data signal output from the selected data receiver and the clock signal.Type: GrantFiled: March 12, 2014Date of Patent: November 1, 2016Assignee: Samsung Display Co., Ltd.Inventors: Hee-Sun Ahn, Jae-Goo Lee, Choong-Sun Shin, Young-Uk Won, In-Bok Song
-
Patent number: 9479181Abstract: A clocking arrangement for transceivers in an integrated circuit device includes a plurality of fractionally adjustable phase-locked loops. Each respective one of the fractionally adjustable phase-locked loops generates a respective transmit frequency for a respective one of the transceivers. There is a respective clock-data recovery module in a receive portion of each respective one of the transceivers, and each respective clock-data recovery module includes a respective fractionally adjustable frequency-lock loop. There is a reference clock input providing a reference clock for a plurality of the fractionally adjustable phase-locked loops and the fractionally adjustable frequency-lock loops. The reference clock input can be a sole reference clock input providing a reference clock for all of the adjustable phase-locked frequency-lock loops.Type: GrantFiled: July 24, 2014Date of Patent: October 25, 2016Assignee: Altera CorporationInventor: Weiqi Ding
-
Patent number: 9479177Abstract: A fractional divider (FD) includes a multi-modulus divider (MMD), which generates a periodic output signal in response to: (i) a periodic reference signal (REFHF), and (ii) a modulus control signal having a value that sets a frequency division ratio (1/P, 1/(P+1)) to be applied to the periodic reference signal. A phase correction circuit is provided, which generates an FD output signal in response to the periodic MMD output signal and a corrected multi-bit phase correction control (CPCC) signal during an active mode of operation. The phase correction circuit further generates an FD output signal in response to the periodic MMD output signal and a preliminary multi-bit phase correction control (PPCC) signal during a calibration mode of operation. A control circuit is provided, which generates the modulus control signal, the PPCC signal and the CPCC signal during the active mode of operation.Type: GrantFiled: December 18, 2014Date of Patent: October 25, 2016Assignee: INTEGRATED DEVICE TECHNOLOGY, INCInventors: Brian Buell, Li Tao, Song Gao
-
Patent number: 9461655Abstract: A system, method and computer readable storage medium are disclosed for phase interpolator to generate a single phase output clock signal based on plurality of phase-shifted component clock signals and a digital user input control signal to be utilized in combination with a delay-locked loop circuit. In one embodiment, the phase interpolator utilizes a method of phase-traversing when generating the single phase output clock signal that prevents over- or undershooting of the desired target phase of the single phase output clock signal.Type: GrantFiled: June 20, 2013Date of Patent: October 4, 2016Assignee: Synopsys, Inc.Inventors: Charles W. Boecker, Alvin Wang, Aldo Bottelli, Chethan Rao
-
Patent number: 9461656Abstract: An injection-locked phase-locked loop (ILPLL) circuit includes a delay-locked loop (DLL) and an ILPLL. The DLL is configured to generate a DLL clock by performing a delay-locked operation on a reference clock. The ILPLL includes a voltage-controlled oscillator (VCO), and is configured to generate an output clock by performing an injection synchronous phase-locked operation on the reference clock. The DLL clock is injected into the VCO as an injection clock of the VCO.Type: GrantFiled: December 2, 2014Date of Patent: October 4, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hye-Yoon Joo, Seung-Jun Bae, Young-Soo Sohn, Ho-Sung Song, Jeong-Don Ihm
-
Patent number: 9438255Abstract: The present invention is directed to signal processing system and electrical circuits. According to various embodiments, a DLL system includes a delay line provides multiple output signals associated with different clock phases. The delay line may be adjusted using a pair of bias voltages. A phase detector systems generates the bias voltages using the multiple output signals from the delay line. The multiple output signals include signals associated with the first phase, the last phase, and two adjacent phases. There are other embodiments as well.Type: GrantFiled: July 31, 2015Date of Patent: September 6, 2016Assignee: INPHI CORPORATIONInventors: Guojun Ren, James Gorecki, Karthik S. Gopalakrishnan
-
Patent number: 9432176Abstract: A clock and data recovery circuit includes a sampling module, a phase detect module, a parallel-to-serial converter and a phase adjust module. The sampling module generates a data signal and an edge signal according to input data, a first clock signal and a second clock signal. The phase detect module detects a phase of the data signal and a phase of the edge signal to generate first output recovered data and a first phase adjust signal. The parallel-to-serial converter performs a parallel-to-serial conversion on the first recovered data and the first phase adjust signal, so as to generate second output recovered data and a second phase adjust signal. The phase adjust module generates the first clock signal and the second clock signal, and adjusts the first clock signal and the second clock signal according to the second output recovered data and the second phase adjust signal.Type: GrantFiled: April 14, 2015Date of Patent: August 30, 2016Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Po-Shing Yu, Ting-Hao Wang, Shih-Han Yeh
-
Patent number: 9425805Abstract: A frequency dividing circuit includes: a mode selection section configured to determine an exclusive OR of a first clock signal and a first signal and output the exclusive OR as a second signal in a first operation mode, and to output the first clock signal as the second signal in a second operation mode; and a clock generation section configured to generate and output a second clock signal, based on the second signal and the second clock signal, and to output one of the second clock signal and a third clock signal, as the first signal, the third clock signal having a phase same as a phase of the second clock signal.Type: GrantFiled: January 15, 2015Date of Patent: August 23, 2016Assignee: Sony CorporationInventors: Yusuke Tanaka, Kenji Komori
-
Patent number: 9417657Abstract: Aspects of the present disclosure are directed to operating time-based circuitry. As may be implemented in connection with one or more embodiments, an apparatus and or method involved detecting timing characteristics of circuitry operating in respective clock domains, each having a semiconductor body region via which a clock signal path traverses. The respective semiconductor body regions are biased at respective bias levels that are based on the detected timing characteristics of the clock signal path that traverses the semiconductor body region being biased.Type: GrantFiled: October 2, 2014Date of Patent: August 16, 2016Assignee: NXP B.V.Inventors: Vibhu Sharma, Ajay Kapoor, Ralf Malzahn
-
Patent number: 9407274Abstract: Systems and methods for mitigating interference in a Local Oscillator (LO) signal generated by a Phase-Locked Loop (PLL) are disclosed. In one embodiment, a system includes a PLL and an error compensation subsystem. The PLL includes a Controlled Oscillator (CO) that provides a LO output signal based on a control signal, a phase detector that generates a phase detector output signal that is indicative of a phase error between a feedback signal that is a function of the LO output signal and a reference signal, and a loop filter that filters the phase detector output signal to provide the control signal for the CO. The error compensation subsystem applies, based on the phase detector output signal, a phase rotation to a signal derived from the LO output signal to thereby compensate for a phase error in the signal resulting from a phase error in the local oscillator output signal.Type: GrantFiled: April 29, 2014Date of Patent: August 2, 2016Assignee: Telefonaktiebolaget L M Ericsson (publ)Inventors: Samu Laaja, Sami Vilhonen