Phase Lock Loop Patents (Class 327/147)
-
Patent number: 8648633Abstract: The invention provides a clock and data recovery (CDR) circuit, including a phase locked loop (PLL) circuit, providing a reference voltage; a first delay device, delaying an input data so as to generate a first delay signal; an edge detector, generating an edge signal according to the first delay signal and the input data; a second delay device, delaying the edge signal according to a control signal so as to generate a second delay signal; a first gated voltage-controlled oscillator, generating an output recovery clock according to the second delay signal and the reference voltage; a phase detector, detecting a phase difference between the first delay signal and the output recovery clock so as to generate a phase signal and a output recovery data; and an amplifier, amplifying the phase signal by a factor so as to generate the control signal.Type: GrantFiled: August 27, 2013Date of Patent: February 11, 2014Assignees: Global Unichip Corp., Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Po-Shing Yu, Chia-Hsiang Chang, Ting-Hao Wang
-
Patent number: 8648653Abstract: A method and apparatus is provided for reducing interference in circuits. A management strategy is provided to reduce reference spurs and interference in circuits. The management strategy uses a combination of one or more techniques which reduce the digital current, minimize mutual inductance, utilize field cancellation, prevent leakage current, and/or manage impedance. These techniques may be used alone, or preferably, used on combination with one another.Type: GrantFiled: December 31, 2009Date of Patent: February 11, 2014Assignee: Silicon Laboratories Inc.Inventors: David R. Welland, Donald A. Kerth, Caiyi Wang
-
Patent number: 8648632Abstract: In a digital PLL circuit, a phase comparison circuit counts the numbers of transitions of a reference clock and an oscillation clock, sets a time taken until the number of transitions of the reference clock reaches a reference count value as a phase comparison time period, and detects, as a phase error value, a difference between a target count value, obtained based on a magnification value of a desired oscillating frequency with respect to the frequency of the reference clock and the reference count value, and the number of transitions of the oscillation clock in the phase comparison time period. A smoothing circuit smoothes the phase error value. A digitally-controlled oscillation circuit controls the frequency of the oscillation clock in accordance with the phase error value smoothed by the smoothing circuit.Type: GrantFiled: December 7, 2011Date of Patent: February 11, 2014Assignee: Panasonic CorporationInventors: Hiroki Mouri, Kouji Okamoto, Fumiaki Senoue
-
Patent number: 8644441Abstract: Clock generators are provided. A phase locked loop generates an output clock, a delay line is coupled to an input of the phase locked loop, and a modulation unit integrates an input signal with a constant level to generate a modulation signal controlling the delay line, thereby modulating a phase of a first input clock of the phase locked loop, such that frequency of the output clock is locked at a desired frequency.Type: GrantFiled: September 12, 2008Date of Patent: February 4, 2014Assignee: Mediatek Inc.Inventors: Bo-Jiun Chen, Shang-Ping Chen, Ping-Ying Wang
-
Patent number: 8643414Abstract: A phase-locked loop is placed in a low-power mode. The input to the variable-frequency oscillator is stored before the low-power mode is entered. Then, when the phase-locked loop is awakened, the previous input to variable-frequency oscillator is held at the input to the variable-frequency oscillator. While the input to variable-frequency oscillator is being held, the phase of the feedback signal is calibrated to the reference signal. Once the phase difference between the feedback signal and the reference signal is minimized, the normal feedback operation of the phase-locked loop is enabled.Type: GrantFiled: February 12, 2013Date of Patent: February 4, 2014Assignee: Rambus Inc.Inventor: Reza Navid
-
Patent number: 8638140Abstract: A phase locked loop (PLL) circuit including a phase comparator for comparing a phase of a reference signal with a phase of a feedback signal, an oscillator for outputting an output signal at a frequency in accordance with an output of the phase comparator, a feedback loop for returning the output signal of the oscillator and supplying the output signal as the feedback signal, and a delay circuit for delaying the phase of the output signal output from the oscillator to a load circuit, wherein the delay circuit is provided outside the feedback loop.Type: GrantFiled: July 26, 2012Date of Patent: January 28, 2014Assignee: Spansion LLCInventor: Koji Okada
-
Patent number: 8638884Abstract: The data processing unit (15) for a receiver of signals carrying information (1) includes a clock and data recovery circuit (16) on the basis of a data signal (DOUT), and a processor circuit (17) connected to the clock and data recovery circuit. The clock and data recovery circuit is clocked by a local clock signal (CLK) and includes a numerical phase lock loop, in which a numerically controlled oscillator (25) is arranged. This numerically controlled oscillator generates an in-phase pulse signal (IP) and a quadrature pulse signal (QP) at output. The frequency and phase of the pulse signals IP and QP are adapted on the basis of the received data signal (DOUT). The processor circuit is arranged to calculate over time the mean and variance of the numerical input signal (NCOIN) of the numerically controlled oscillator (25), so as to determine the coherence of the data signal if the calculated mean and variance are below a predefined coherence threshold.Type: GrantFiled: October 19, 2011Date of Patent: January 28, 2014Assignee: The Swatch Group Research and Development LtdInventor: Arnaud Casagrande
-
Patent number: 8638138Abstract: Methods, systems, and circuits for forming and operating a global hierarchical clock tree are described. The global hierarchical clock tree may comprise a clock circuit that operates to provide clock signals to a core circuit surrounded by the clock circuit. The clock circuit may include two or more first and second clock generator modules to generate a first and a second set of clock signals, respectively. The first and second clock modules may be located so that the first set of clock signals experience approximately equal first latencies and the second set of clock signals experience approximately equal second latencies. Additional methods, systems, and circuits are disclosed.Type: GrantFiled: September 14, 2009Date of Patent: January 28, 2014Assignee: Achronix Semiconductor CorporationInventors: Ravi Sunkavalli, Rahul Nimaiyar, Ravi Kurlagunda, Vijay Bantval
-
Patent number: 8634503Abstract: A clock-data recovery system and method promotes fast adjustment to large phase changes in the incoming data signal. The system can include phase alignment circuitry, clock generator circuitry, time-to-digital converter circuitry, and sampling circuitry. The phase alignment circuitry uses the incoming data signal and a feedback clock signal to generate an output clock signal. The clock generator circuitry uses the output clock signal to generate base phase clock signals of different phases or polarities. The time-to-digital converter circuitry uses the base phase clock signals and the incoming data signal to generate the feedback clock signal. The time-to-digital converter circuitry bases the feedback clock signal on the base phase clock signal that is aligned more closely in phase with the incoming data signal than the other base phase clock signals. The sampling circuitry re-times or recovers the data signal using one or more of the base phase clock signals.Type: GrantFiled: March 31, 2011Date of Patent: January 21, 2014Inventors: Brian J. Misek, Robert K. Barnes, Peter J. Meier
-
Patent number: 8633749Abstract: A PLL fail-over circuit technique and method to mitigate the effects of single-event transients comprises providing a pair of substantially identical phase-locked loops and producing a respective delayed clock signal from each. The outputs of the phase-locked loops are monitored for errors comprising high frequency transients or differences in clock signal outputs from a reference frequency. A clock out signal is output representative of the first delayed clock signal if an error is detected in the second phase-locked loop and the second delayed clock signal is output if an error is detected in the first phase-locked loop.Type: GrantFiled: July 27, 2012Date of Patent: January 21, 2014Assignee: Aeroflex Colorado Springs Inc.Inventors: Derek E. Bass, John W. Pfeil
-
Patent number: 8634511Abstract: A digital phase frequency detector includes a detection unit, a reset unit and a phase comparison unit. The detection unit detects edges of a reference signal and a feedback input signal to generate a reference edge signal and a feedback edge signal. The reset unit generates a reset signal resetting the detection unit based upon the reference edge signal and the feedback edge signal. The phase comparison unit generates first and second phase comparison signals based upon the reference edge signal and the feedback edge signal. The phase comparison unit includes a first flip-flop generating a first comparison signal based upon the reference edge signal and the feedback edge signal, a second flip-flop generating a second comparison signal based upon the reference edge signal and the feedback edge signal, and a latch block latching the first and second comparison signals to generate the first and second phase comparison signals.Type: GrantFiled: December 9, 2011Date of Patent: January 21, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Phil Hong, Ji-Hyun Kim, Jae-Jin Park
-
Patent number: 8633745Abstract: A level shift circuit is configured to control a high side transistor of a half bridge circuit. The level shift circuit has composite current mirrors and other circuits that reduce the effect of transient voltages that are produced as the half bridge circuit is switched.Type: GrantFiled: August 30, 2012Date of Patent: January 21, 2014Assignee: Allegro Microsystems, LLCInventor: Douglas Peterson
-
Patent number: 8629700Abstract: A frequency synthesizer circuit is disclosed. The frequency synthesizer circuit includes a phase and frequency detector. The frequency synthesizer circuit also includes a first charge pump and a second charge pump, each coupled to the phase and frequency detector. The frequency synthesizer circuit also includes a loop filter that includes a resistor and at least two capacitors. The second charge pump is coupled between the resistor and a capacitor that creates a zero in a transfer function of the loop filter. The frequency synthesizer circuit also includes a voltage controlled oscillator that produces an output frequency based on an output of the loop filter.Type: GrantFiled: January 19, 2012Date of Patent: January 14, 2014Assignee: QUALCOMM IncorporatedInventors: Yunfei Feng, Sankaran Aniruddhan, Rajagopalan Rangarajan
-
Patent number: 8629701Abstract: A method and system for compensating for offsets when measuring parameters of a phase-locked loop (PLL). In one embodiment, a proportional path in the PLL is temporarily shut off, a measurement is made of a real time-to-zero crossing in the PLL to measure a defined parameter of the PLL, the proportional path is switched on, and the defined loop parameter is adjusted based on this measurement. In one embodiment, the real time-to-zero crossing is measured after introducing a phase step into the PLL between a reference signal and an output signal of the PLL. In an embodiment, two phase steps, having opposite polarities, are successively introduced into the PLL, and the time-to-crossing measurements resulting from these two phase steps may be averaged, and this average is used to determine a loop parameter.Type: GrantFiled: July 22, 2013Date of Patent: January 14, 2014Assignee: International Business Machines CorporationInventors: Mark A. Ferriss, Arun Natarajan, Benjamin Parker, Alexander Rylyakov, Jose A. Tierno, Soner Yaldiz
-
Patent number: 8624642Abstract: A lock signal indicating that a target signal is in phase with a reference signal includes detecting the reference signal at the rising and falling edges of the target signal. The target signal is detected on the rising and falling edges of the reference signal. An out of phase condition between the target and reference signals is used to place a timing means in a reset state. When the timing means is allowed to time out, a signal is asserted which indicates that the target signal is deemed to be locked to the reference signal.Type: GrantFiled: July 25, 2013Date of Patent: January 7, 2014Assignee: Marvell World Trade Ltd.Inventors: Xiaoyue Wang, Shafiq M. Jamal
-
Patent number: 8624644Abstract: Locked loops, delay lines, delay circuits, and methods for delaying signals are disclosed. An example delay circuit includes a delay line including a plurality of delay stages, each delay stage having an input and further having a single inverting delay device, and also includes a two-phase exit tree coupled to the delay line and configured to provide first and second output clock signals responsive to clock signals from inputs of the delay stages of the plurality of delay stages. Another example delay circuit includes a delay line configured to provide a plurality of delayed clock signals, each of the delayed clock signals having a delay relative to a previous delayed clock signal equal to a delay of a single inverting delay device. The example delay circuit also includes a two-phase exit tree configured to provide first and second output clock signals responsive to the delayed clock signals.Type: GrantFiled: August 1, 2013Date of Patent: January 7, 2014Assignee: Micron Technology, Inc.Inventor: Tyler J. Gomm
-
Patent number: 8618851Abstract: A phase-locked loop apparatus (PLL apparatus) and a tuning voltage providing circuit thereof are provided. The PLL apparatus is for receiving an input signal and producing an output signal according to the received input signal. The PLL apparatus includes a voltage-controlled oscillator (VCO), a loop filter and a tuning voltage providing circuit. The VCO receives a control voltage and produces the output signal according to the received control voltage. The loop filter has a resistor-capacitor network and the network receives the control voltage and is coupled to a reference voltage. The tuning voltage providing circuit receives the output signal and the input signal and provides a tuning voltage to the resistor-capacitor network according to the input signal and the output signal.Type: GrantFiled: December 7, 2011Date of Patent: December 31, 2013Assignee: Novatek Microelectronics Corp.Inventor: Hsiang-Chi Li
-
Patent number: 8618852Abstract: An SSCG generating a center-spread modulated clock centering on a frequency obtained by multiplying an input reference clock frequency by a predetermined number is configured to include a phase comparator, a VCO, and a modulation circuit formed by a frequency divider and a division ratio modulation circuit. The division ratio modulation circuit supplies the frequency divider with a division ratio modulated above and below the predetermined multiplication number, and outputs a magnitude relationship involved as a spread direction identification signal. The diagnostic circuit includes a counter that counts the modulated clock and, based on the spread direction identification signal, performs counting operations during an up-spread or down-spread period. Based on the values counted for a predetermined period, the operating status of the SSCG is diagnosed for the presence or absence of a failure, for example.Type: GrantFiled: March 2, 2013Date of Patent: December 31, 2013Assignee: Renesas Electronics CorporationInventor: Yoshitaka Taki
-
Patent number: 8618853Abstract: A device in which a clock generation circuit is connected to a counter circuit for controlling operation timing of a DLL circuit or the like, and the counter circuit is intermittently operated by intermittently supplying a clock signal to the counter circuit from the clock generation circuit.Type: GrantFiled: June 14, 2013Date of Patent: December 31, 2013Inventors: Yoshio Mizukane, Hiroki Fujisawa
-
Patent number: 8618850Abstract: An electronic device includes a DC-DC converter for voltage conversion in a slave mode an in a master mode and including a phase locked loop. The phase locked loop comprises a controlled oscillator, a filter having an integration capacitor coupled to a control input of the controlled oscillator, a charge pump, and a phase frequency detector. In the slave mode, the controlled oscillator, the filter, the charge pump and the phase frequency detector are coupled to operate as the phase locked loop. There is a comparator coupled with an input to a control input of the controlled oscillator and with an output to the charge pump. In the master mode, the comparator is configured to control the charge pump in response to a control signal at the control input of the controlled oscillator when the phase frequency detector is switched off so as to perform a modulation of the control signal at the control input of the controlled oscillator by charging and discharging the integration capacitor.Type: GrantFiled: December 23, 2009Date of Patent: December 31, 2013Assignee: Texas Instruments Deutschland GmbHInventor: Antonio Priego
-
Patent number: 8610475Abstract: An integrated circuit includes a delay locked loop configured to delay a reference clock signal by a delay time for delay locking and generate a delay locked clock signal, a clock transmission circuit configured to transmit the delay locked clock signal in response to a clock transmission signal, a duty correction circuit configured to perform duty correction operation on an output clock signal of the clock transmission circuit, and a clock transmission signal generation circuit configured to generate the clock transmission signal in response to a command and burst length information.Type: GrantFiled: December 30, 2010Date of Patent: December 17, 2013Assignee: Hynix Semiconductor Inc.Inventors: Yong-Ju Kim, Seong-Jun Lee, Hae-Rang Choi, Jae-Min Jang
-
Patent number: 8611487Abstract: One embodiment of the present invention relates to a phase alignment system including a plurality of samplers, a clock distributor, a phase detector and a phase alignment control. The samplers are configured to receive an incoming signal and a phase adjusted clock signal and to provide samples according to the incoming signal. The clock distributor receives a clock adjustment signal and generates the phase adjusted clock signal, which triggers sampling of the incoming signal. The clock adjustment signal indicates a direction of phase adjustment and can include an amount of phase adjustment. The phase detector receives the samples and provides extended phase alignment commands derived from the samples. The phase alignment control receives the extended phase alignment commands and provides the clock adjustment signal to the clock distributor.Type: GrantFiled: June 30, 2011Date of Patent: December 17, 2013Assignee: Intel Mobile Communications GmbHInventor: Holger Wenske
-
Patent number: 8610471Abstract: A delay locked loop includes a closed loop circuit configured to generate preliminary delay information, a control unit configured to update the preliminary delay information into delay information in response to a control signal, and a first delay unit configured to delay an input clock signal by a first delay value determined by the delay information and generate an output clock signal.Type: GrantFiled: December 21, 2012Date of Patent: December 17, 2013Assignee: SK Hynix Inc.Inventors: Yong-Hoon Kim, Hyun-Woo Lee
-
Patent number: 8610474Abstract: A signal distribution network has segments that each have a buffer circuit, a transmission line coupled to the buffer circuit, an inductor coupled to the buffer circuit through the transmission line, and a variable capacitance circuit coupled to the inductor and coupled to the buffer circuit through the transmission line. A capacitance of the variable capacitance circuit is set to determine a phase and an amplitude of a signal transmitted through the transmission line. A signal distribution network can include a phase detector, a loop filter circuit, and a resonant delay circuit. The phase detector compares a phase of a first periodic signal to a phase of a second periodic signal. The resonant delay circuit has a variable impedance circuit having an impedance that varies based on changes in an output signal of the loop filter circuit.Type: GrantFiled: October 9, 2010Date of Patent: December 17, 2013Assignee: Rambus Inc.Inventors: Farshid Aryanfar, Hae-Chang Lee, Kun-Yung Chang, Ting Wu, Carl Werner, Masoud Koochakzadeh
-
Patent number: 8610473Abstract: The loop bandwidth of a PLL is adjusted based on a difference between the output signal of the PLL and the PLL reference signal. In an embodiment, the DC open loop gain and natural frequency of the PLL are adjusted based on the phase difference between the output signal and the reference signal, so that the loop bandwidth of the PLL is increased when the phase difference is outside a programmable range and is decreased when the phase difference is within the programmable range.Type: GrantFiled: December 14, 2011Date of Patent: December 17, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Saeed Abbasi, Michael R. Foxcroft, Thomas Y. Wong
-
Patent number: 8604850Abstract: Measurement initialization circuitry is described. Propagation of a start signal through a variable delay line may be stopped by either of two stop signals. One stop signal corresponds to a rising edge of a reference clock signal. A second stop signal corresponds to a falling edge of the reference clock signal. The start signal propagation is stopped responsive to the first to arrive of the first and second stop signals. Accordingly, in some examples, start signal propagation through a variable delay line may be stopped responsive to either a rising or falling edge of the reference clock signal.Type: GrantFiled: March 29, 2011Date of Patent: December 10, 2013Assignee: Micron Technology, Inc.Inventors: Aaron Willey, Yantao Ma
-
Patent number: 8604849Abstract: In one embodiment, a phase locked loop comprises a phase frequency detector (PFD) configured to detect a phase difference and a frequency difference between inputs of a reference clock signal and a feedback clock signal, and output an up signal and a down signal. A logic gate includes an AND gate wherein one of the up signal or the down signal from the PFD is coupled to an inverted input and the other signal is coupled to a non-inverted input to produce a pulse signal. A time to digital converter (TDC) is coupled to the logic gate wherein the pulse signal output from the AND gate is input to the TDC as an enable signal for the TDC, and wherein the TDC is configured to generate a digital timing signal representing a difference between two edges of the pulse signal.Type: GrantFiled: June 10, 2013Date of Patent: December 10, 2013Assignee: Marvell International Ltd.Inventor: Chih-Wei Yao
-
Patent number: 8605847Abstract: In described embodiments, a transceiver includes a clock and data recovery module (CDR) with an eye monitor and a cycle slip monitor. The cycle slip detector monitors a CDR lock condition, which might be through detection of slips in sampling and/or transition timing detection. The cycle slip detector provides a check point to sense system divergence, allowing for a mechanism to recover CDR lock. In addition, when the CDR is out-of-lock, the various parameters that are adaptively set (e.g., equalizer parameters) might be invalid during system divergence. Consequently, these parameters might be declared invalid by the system and not used.Type: GrantFiled: March 9, 2011Date of Patent: December 10, 2013Assignee: LSI CorporationInventors: Mohammad Mobin, Mark Trafford, Ye Liu, Vladimir Sindalovsky, Amaresh Malipatil
-
Patent number: 8598929Abstract: The disclosed invention relates to a digital phase locked loop having a switchable digital loop filter configured to selectively operate at different levels of resolution. The digital phase locked loop has a phase frequency detector that determines a phase difference between a reference signal and a feedback signal and to convert the phase difference to a digital word. A digital loop filter filters the digital word to generate a control word. A bit shift network modifies the digital word in a manner that switches the resolution of the digital loop filter between two or more distinct resolution states that comprise a bit sequence located at different positions in the digital word. The two or more distinct resolution states allow the digital loop filter to provide a low resolution (high amplitude) for a settling state of operation and a high resolution (low amplitude) for a locked state of operation.Type: GrantFiled: October 31, 2012Date of Patent: December 3, 2013Assignee: Intel Mobile Communications GmbHInventors: Christian Wicpalek, Thomas Mayer
-
Patent number: 8599984Abstract: A delay locked loop operates over a wide range of frequencies and has high accuracy, small silicon area usage, low power consumption and a short lock time. The DLL combines an analog domain and a digital domain. The digital domain is responsible for initial lock and operational point stability and is frozen after the lock is reached. The analog domain is responsible for normal operation after lock is reached and provides high accuracy using smaller silicon area and low power.Type: GrantFiled: March 26, 2013Date of Patent: December 3, 2013Assignee: MOSAID Technologies IncorporatedInventors: Peter Vlasenko, Dieter Haerle
-
Patent number: 8593189Abstract: One or more techniques or systems for locking a phase locked loop (PLL) are provided herein. In some embodiments, a multi-phase time-to-digital converter (TDC) includes a first phase finder, a phase predictor, a second phase finder, and a phase switch. For example, the first phase finder is configured to generate a first fractional phase signal based on a multi-phase variable clock (CKV) signal. For example, the phase predictor is configured to generate a phase select (QSEL) signal or a multi-phase CKV select (CKVSEL) signal based on a frequency command word (FCW) signal or the multi-phase CKV signal. For example, the second phase finder is configured to generate a second fractional phase signal based on the CKVSEL signal or the QSEL signal. For example, the phase switch is configured to select the first or second fractional phase signal based on a phase error (PHE) signal.Type: GrantFiled: January 31, 2013Date of Patent: November 26, 2013Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Kuang-Kai Yen, Feng Wei Kuo, Huan-Neng Chen, Lee Tsung Hsiung, Hsien-Yuan Liao, Robert Bogdan Staszewski
-
Patent number: 8595538Abstract: In an embodiment of the present invention, a clock generator circuit is disclosed to include a phase locked loop (PLL) that is responsive to a reference frequency and operative to generate a single clock frequency and a clock signal quadrature output frequency and a clock signal in-phase output with the frequency of the clock signal quadrature output frequency and the clock signal in-phase output frequency being a fraction of the frequency of the single clock frequency. The PLL includes a single voltage controlled oscillator (VCO) that generates the single clock frequency. A plurality of dividers is included in the clock generator circuit and is responsive to the clock signal quadrature output frequency and the clock signal in-phase output frequency and generates multiple clock frequencies, each clock frequency being a unique frequency, each of the plurality of dividers generating an output, the final output of the plurality of dividers being synchronized to the reference frequency.Type: GrantFiled: March 3, 2008Date of Patent: November 26, 2013Assignee: Quintic HoldingsInventors: Yifeng Zhang, Peiqi Xuan, Kanyu Cao, Xiaodong Jin
-
Patent number: 8593190Abstract: A frequency generator generating an output signal having a predetermined output frequency, including: a local oscillator generating a reference signal having a reference frequency, and a phase-locked loop, the phase-locked loop provided with a controlled oscillator generating the output signal having the output frequency as a function of the signal at its input, and a comparator providing a signal to the controlled oscillator as a function of a phase and/or frequency comparison of a first comparison signal based on an input signal applied to a first input of the phase-locked loop with a second comparison signal based on the output signal, the frequency generator further including at least one harmonic generator generating, from the reference signal, a harmonic signal including a predetermined harmonic of the reference signal, the frequency generator applying the harmonic signal of one of the harmonic generators to the first input of the phase-locked loop.Type: GrantFiled: March 18, 2013Date of Patent: November 26, 2013Assignee: ThalesInventors: Eric Souchard, Pierre Bertram
-
Patent number: 8587352Abstract: A frequency division circuit with a rational-valued division ratio includes a frequency divider with a selectable integer-valued division ratio supplied with an input signal of a first frequency. An output signal provides a second frequency. A first sigma-delta modulator provides a first modulated control signal representative of a first fractional number. A second sigma-delta modulator provides a second modulated control signal of a second fractional number. The integer-valued division ratio of the frequency divider is modified in accordance with the modulation of the first and the second modulated control signals.Type: GrantFiled: September 16, 2011Date of Patent: November 19, 2013Assignee: Infineon Technologies Austria AGInventor: Heiko Koerner
-
Patent number: 8588356Abstract: A method for receiving a signal having a succession of symbols, transmitted by a digital modulation, each symbol transmitted having a phase and an amplitude belonging to a set of values in finite number, the method includes evaluating a phase error (PHE) on a received symbol (S), resulting from a signal transmission noise, correcting the phase of the received symbol according to the phase error evaluated, demodulating the symbol corrected in phase, and modeling the transmission noise by a Gaussian component not correlated with the signal received and defined by a power and an interference component defined by an amplitude and which phase is substantially uniformly distributed, the phase error of the received symbol evaluated on the basis of the power of Gaussian component and the amplitude of the interference component.Type: GrantFiled: October 21, 2010Date of Patent: November 19, 2013Assignee: STMicroelectronics (Grenoble 2) SASInventor: Jacques Meyer
-
Patent number: 8587350Abstract: A clock generation system for deriving a second clock signal from a first clock signal with a predetermined clock frequency ratio, where the first clock frequency is divided by a first integer, the second clock signal is divided by a second integer, an error signal is generated by comparing the division results, a voltage-controlled oscillator is controlled in dependence on said error signal to generate the second clock signal, and a switch is provided for alternately switching each of the clock signals to a single frequency divider or for alternately switching one of the clock signals to one of two frequency dividers and simultaneously switching the other one of the clock signals to the other one of the two frequency dividers to eliminate errors that may result from processing the two clock signals in different circuit sections.Type: GrantFiled: February 29, 2012Date of Patent: November 19, 2013Assignee: Siemens AktiengesellschaftInventor: George Burcea
-
Patent number: 8587353Abstract: The present invention discloses a frequency synthesizer. The frequency synthesizer includes a delay unit, for receiving a reference signal and delaying the reference signal according to a delay parameter, so as to generate a delay reference signal; a phase-locked loop, for generating an output signal according to the delay reference signal and a feedback frequency dividing signal; a control unit, for generating the delay parameter and a frequency dividing parameter according to a target magnification factor; and a frequency divider, for dividing the frequency of the output signal according to the frequency dividing parameter.Type: GrantFiled: November 19, 2012Date of Patent: November 19, 2013Assignee: NOVATEK Microelectronics Corp.Inventors: Tung-Cheng Hsin, Hsiang-Chih Chen
-
Patent number: 8581643Abstract: In part, the invention relates to an optical coherence tomography system that includes one or more phased-locked loop circuits. In one embodiment, the phased-locked loop circuit includes a phase detector, a loop filter, and a voltage controlled oscillator wherein the phased-locked loop circuit is configured to generate a sample clock. The optical coherence tomography system can include an analog to digital converter having a sample clock input, an interferometric signal input, and a sample data output, the analog to digital converter configured to receive the sample clock and sample OCT data in response thereto. In one embodiment, the phased-locked loop circuit is configured to lock on a first signal in less than or equal to about 1 microseconds.Type: GrantFiled: October 28, 2011Date of Patent: November 12, 2013Assignee: Lightlab Imaging, Inc.Inventor: Joseph M. Schmitt
-
Patent number: 8575979Abstract: Provided is a fully differential adaptive bandwidth phase locked loop with differential supply regulation. One fully differential phase locked loop includes a differential active loop filter and regulator coupled to an output of a differential charge pump, a differential voltage-controlled oscillator coupled to differential control voltages developed by the differential active loop filter and regulator, and a bias circuit coupled to the differential control voltages and providing a bias current to the differential charge pump.Type: GrantFiled: April 21, 2011Date of Patent: November 5, 2013Assignee: Conexant Systems, Inc.Inventor: Chandrashekar Reddy
-
Patent number: 8575980Abstract: A PLL circuit includes: the number-of-accumulated clocks detecting portion detecting the number of accumulated clocks of an oscillation circuit as a digital value; a periodicity detecting portion detecting periodicity of a digital value of a fractional portion of the number of accumulated clocks of the oscillation circuit with a first reference clock as a reference; a corrected value calculating portion calculating a corrected value; and an adding portion adding the corrected value to the fractional portion of the number of accumulated clocks with the first reference clock from the starting points of the periods of the periodicity.Type: GrantFiled: October 27, 2011Date of Patent: November 5, 2013Assignee: Sony CorporationInventor: Shinichiro Tsuda
-
Patent number: 8576970Abstract: A PLL circuit (1a, 1b) for generating a pixel-clock signal based on a hsync signal. The PLL circuit comprises a phase-frequency detector arranged to receive the hsync signal and a frequency divided pixel-clock signal, and generate up and down signals based on the hsync signal and the frequency-divided pixel-clock signal. A charge pump (20) is arranged to generate an output signal based on the up and down signals and a loop filter (30) is arranged to generate a frequency-control signal based on the output signal of the charge pump (20). Furthermore, a VCO (40a, 40b) is arranged to generate an oscillating signal and adjust the frequency of the oscillating signal in response to the frequency-control signal. The VCO (40a, 40b) is adapted to have a tuning range with a center frequency which is larger than or equal to 4 GHz.Type: GrantFiled: September 9, 2009Date of Patent: November 5, 2013Assignee: CSR Technology Inc.Inventors: Graham R. Leach, Gordon A. Wilson, Rolf Sundblad
-
Patent number: 8570079Abstract: There is provided a method for reducing lock time in a phase locked loop. The method includes detecting a saturation condition on a path within the phase locked loop. The method further includes temporarily applying saturation compensation along the path when the saturation condition is detected.Type: GrantFiled: September 7, 2011Date of Patent: October 29, 2013Assignee: International Business Machines CorporationInventors: Mark Ferriss, Alexander V. Rylyakov, Jose A. Tierno
-
Patent number: 8564344Abstract: A method and circuit is provided for determining a control voltage of a voltage controlled oscillator with fast frequency lock of a phase-locked loop and which is advantageous to the situation when an ultra-low frequency reference is used. The method and circuit determines a current error between a reference clock signal and a feedback clock signal, and checks if the error is larger than the threshold value which checks if an error sign indicator is set, i.e.Type: GrantFiled: December 1, 2010Date of Patent: October 22, 2013Assignee: Telefonaktiebolaget L M Ericsson (publ)Inventor: Gan Wen
-
Patent number: 8564340Abstract: A dual phase-locked loop (PLL) circuit includes a phase/frequency detector, a charge pump, a frequency tuning circuit and an N divider. The frequency tuning circuit includes a coarse-tuning circuit, for coarse-tuning an output frequency of the dual PLL circuit to approximate a target frequency; a fine-tuning circuit, for fine-tuning the output frequency of the dual PLL circuit to the target frequency; and a current control oscillator (CCO), for generating an output signal of the dual PLL circuit. The output frequency of the output signal is equal to the target frequency.Type: GrantFiled: June 29, 2010Date of Patent: October 22, 2013Assignee: MStar Semiconductor, Inc.Inventors: Yong-Wang Liu, Wen-cai Lu, Sterling Smith
-
Patent number: 8564342Abstract: In one embodiment, a method includes determining a phase difference between a reference clock and a feedback clock in even and odd cycles for a phase lock loop (PLL). The even and odd cycles are alternating clock periods. A delta value based on the phase difference is determined. The method then adjusts a division value used by a divider to generate the feedback clock during the even cycle based on the delta value where the delta value is of a first polarity. Also, the method adjusts the division value used by the divider to generate the feedback clock during the odd cycle based on the delta value where the delta value is of a second polarity.Type: GrantFiled: February 1, 2012Date of Patent: October 22, 2013Assignee: Marvell World Trade Ltd.Inventor: Chih-Wei Yao
-
Patent number: 8564339Abstract: A method and a system for measuring amplitude and phase difference between two sinusoidal signals, using an adaptive filter. The method generally comprises measuring a sample of an output signal of a system excited by a sample of a reference signal; using an adaptive filter and the sample of the reference signal to determine a and b coefficients that minimize a prediction error on the sample of the output signal, iteratively, and determining the amplitude and/or phase of the output of the system using the a and b coefficients.Type: GrantFiled: August 16, 2012Date of Patent: October 22, 2013Assignee: Soft DB Inc.Inventors: Bruno Paillard, Alex Boudreau
-
Patent number: 8558591Abstract: A phase locked loop (PLL) includes a phase frequency detector powered by a first analog supply voltage; a charge pump powered by a second analog supply voltage, different from the first analog supply voltage; a voltage controlled oscillator (VCO) powered by a third analog supply voltage, different from the first and second analog supply voltages, wherein a frequency of the VCO is controlled by a control voltage; and a supply voltage provider having a first circuit node coupled to a fourth analog supply voltage, a second circuit node which provides the first analog supply voltage, a third circuit node which provides the second analog supply voltage, and a fourth circuit node which provides the third analog supply voltage, and a current compensator coupled to one of the second, third, or fourth circuit nodes, wherein the current compensator provides a variable current draw based on the control voltage.Type: GrantFiled: September 28, 2012Date of Patent: October 15, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Hector Sanchez, Xinghai Tang, Gayathri A. Bhagavatheeswaran
-
Patent number: 8559276Abstract: The system for timing a sports competition includes a main timing device having a first time base, and a secondary timing device having a second time base (5). The two timing devices are capable of operating in parallel when the timing system is enabled. The two timing devices are arranged such that the second time base (5) is synchronized by using a reference timer signal (CLKref) generated by the first time base. The second time base (5) includes a phase lock loop (10, 11, 12, 13, 14, 17) for adapting the frequency of the second timer signal (CLK_T2) according to the frequency of the reference timer signal (CLKref).Type: GrantFiled: April 13, 2011Date of Patent: October 15, 2013Assignee: Swiss TimingInventor: Fabien Blondeau
-
Patent number: 8552772Abstract: A system in accordance with the present invention may include a phase-locked loop circuit, comprising a first input signal oscillating at a reference frequency, a second input signal received from a voltage-controlled oscillator (VCO) after passing through an N-divider, a phase detector and charge-pump, the phase detector comparing a phase of the first input signal and a phase of the second input signal, a loop filter in series with the phase detector and charge-pump, the loop filter having an integrator, a pole zero, and a post-filter, and a buffer in parallel with the integrator and in series with the post-filter, the buffer receiving an output signal from the integrator and isolating the integrator from an input impedance of the post-filter, and the buffer having a multiplexer for selecting between a plus and minus level shift signal, wherein the VCO is in series with the loop filter and the N-divider, and the VCO is configured to receive a tuning voltage signal from the loop filter.Type: GrantFiled: January 6, 2011Date of Patent: October 8, 2013Assignee: Asahi Kasei Microdevices CorporationInventor: Fabrice Jovenin
-
Patent number: 8552773Abstract: A phase locked loop (10) comprising: a tuneable oscillator (12); a mixer-based phase sensitive detector (18) to receive input signals from the tuneable oscillator (12) and a reference signal (20); a cycle slip detector (26) to receive input signals from the tuneable oscillator (12) and the reference signal (20), the cycle slip detector (26) being configured to generate an output signal when two consecutive pulses are present in one of its input signals without an intervening pulse in the other of its input signals; coarse tune signal means (32, 34) to receive the output signal generated by the cycle slip detector; and adding means (24) for adding a signal output by the coarse signal means (32, 34) to a signal output by the phase sensitive detector (18) to control the frequency of the tuneable oscillator (12).Type: GrantFiled: September 17, 2010Date of Patent: October 8, 2013Assignee: Aeroflex International LimitedInventor: Neil Edwin Thomas