Signals Patents (Class 365/191)
-
Patent number: 9117535Abstract: A memory circuit to reduce active power is disclosed (FIG. 7). The circuit includes a sense amplifier (600). A first bit line (BL) is coupled to a memory array. A second bit line (BLB) that is a complementary bit line to the first bit line is also coupled to the memory array. A first transistor (TG) is coupled between the first bit line (BL) and the sense amplifier. A second transistor (TG) is coupled between the second bit line (BLB) and the sense amplifier. A first drive circuit (700) is coupled between the sense amplifier and the first bit line and is operable to drive a first data signal from the sense amplifier onto the first bit line when the second transistor is off.Type: GrantFiled: October 25, 2013Date of Patent: August 25, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sudhir K. Madan, Hugh P. McAdams
-
Patent number: 9105328Abstract: A signal generating circuit includes a first circuit, a tracking circuit, and a delay circuit coupled with the first circuit and the tracking circuit. The first circuit is configured to receive a first clock signal and an output signal from an output of the delay circuit and to generate a second clock signal and at least one first tracking signal. The tracking circuit is configured to receive the at least one first tracking signal and to generate a second tracking signal. The delay circuit is configured to receive the second clock signal and the second tracking signal and to generate the output signal.Type: GrantFiled: February 25, 2013Date of Patent: August 11, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Chieh Chiu, Hong-Chen Cheng
-
Patent number: 9093126Abstract: A memory circuit is provided. The memory circuit includes a memory array having a bit line (BL), and a memory cell coupled to the BL; a sense amplifier (SA) coupled to the BL; a tracking bit line (TRKBL); and a comparator coupled to the TRKBL and configured to receive a reference voltage, and to output a strobe signal to the SA.Type: GrantFiled: July 31, 2012Date of Patent: July 28, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Lin Yang, Kao-Cheng Lin, Chung-Hsien Hua
-
Patent number: 9087570Abstract: Apparatuses, sense circuits, and methods for controlling a clock signal to a clock tree is described. An example apparatus includes a consecutive write command detection circuit configured to detect whether a next write command is received within a consecutive write command period of a current write command responsive to the current write command provided at an output of the write command register. The example apparatus further includes a clock signal control circuit coupled to the consecutive write command detection circuit and configured to control a clock signal to an input/output (I/O) latch based on whether the consecutive write command detection circuit detects that the next write command is within the consecutive write command period.Type: GrantFiled: January 17, 2013Date of Patent: July 21, 2015Assignee: Micron Technology, Inc.Inventors: Donald M. Morgan, Jongtae Kwak, Jeffrey P Wright
-
Publication number: 20150146492Abstract: The semiconductor device includes an input clock generator and a data input unit. The input clock generator generates an input clock signal including a first pulse and a second pulse, wherein the first pulse is generated in response to a write signal and a write latency signal and the second pulse is generated in response to an external command signal and a burst length signal. The data input unit receives data and generates first input data in response to the first pulse of the input clock signal and receives the data and generates second input data in response of the second pulse of the input clock signal.Type: ApplicationFiled: April 11, 2014Publication date: May 28, 2015Applicant: SK hynix Inc.Inventor: Yong Suk JOO
-
Publication number: 20150138898Abstract: A system includes a first plurality of memory macros and a first tracking circuit associated with a memory macro of the first plurality of memory macros. Each memory macro of the first plurality of memory macros includes a corresponding global control circuit configured to receive a first reset signal. The first tracking circuit is configured to generate the first reset signal.Type: ApplicationFiled: January 29, 2015Publication date: May 21, 2015Inventor: Annie-Li-Keow LUM
-
Patent number: 9036446Abstract: A global reset generation method for a pulse latch based pre-decoders in memories that comprises generating a pre-decoded memory address output for a pulse latch circuit, generating a reset signal to reset the pulse latch circuit, providing a combined signal of the pre-decoded memory address output and the reset signal, feeding the combined signal into a low voltage threshold device to manipulate resetting the pulse latch circuit, wherein generating a reset signal comprises generating a reset signal from a matched circuit that is configured to mimic the function of the latch circuit to be reset and wherein generating a reset signal comprises configuring the matched circuit to accommodate a worst case hold pulse delay to allow for resetting the pulse latch before a new clock cycle performs the resetting and having the matched circuit provide the reset signal and a pre-decoded memory address output in the same voltage domain.Type: GrantFiled: October 29, 2012Date of Patent: May 19, 2015Assignee: QUALCOMM IncorporatedInventors: Esin Terzioglu, Changho Jung, Shahzad Nazar, Balachander Ganesan, Alex Dongkyu Park
-
Patent number: 9036434Abstract: A method of adjusting read timing of a random access memory. The method includes providing a Column Address Strobe (CAS) value for defining an CAS latency (CL) of the random access memory; generating a shift margin according to the CAS latency and a reference latency; generating a read command for accessing the random access memory; dynamically generating a Column Select (CS) signal and adjusting output timing of the CS signal according to the shift margin, after the read command is generated.Type: GrantFiled: October 31, 2013Date of Patent: May 19, 2015Assignee: Nanya Technology CorporationInventor: Shun-Ker Wu
-
Publication number: 20150131391Abstract: A circuit includes a write driver, a data circuit, a memory cell, a tracking write buffer, a tracking write driver, and a tracking cell. The circuit is configured that, during a write operation of the memory cell based on a clock signal, the write driver circuit is configured to generate a write control signal to control the memory cell; the data circuit is configured to provide write data to the memory cell; the tracking write buffer is configured to generate a tracking write control signal; and the tracking write driver is configured to generate a tracking write data signal to be transferred to the tracking cell. The tracking cell is configured to adjust a signal at a first node of the tracking cell based on a logical value of the tracking write data signal in response to the tracking write control signal.Type: ApplicationFiled: January 22, 2015Publication date: May 14, 2015Inventors: Kuoyuan (Peter) HSU, Bing WANG, Derek C. TAO, Yukit TANG, Kai FAN
-
Publication number: 20150124540Abstract: A system including a circuit integrated with a semiconductor is provided. The system includes a first data line, a second data line, and a first sense amp configured to sense and amplify data of the first data line. The first sense amp is also configured to transfer the amplified data to the second data line in response to a third control signal. The system also includes a control signal generation circuit configured to generate a first control signal for controlling a precharge of the first data line and a second control signal for controlling a reset of the second data line in response to a preparatory signal and a third control signal. The third control signal is generated in response to the first control signal and the second control signal.Type: ApplicationFiled: January 27, 2014Publication date: May 7, 2015Applicant: SK hynix Inc.Inventor: Hyun Gyu LEE
-
Patent number: 9025399Abstract: A memory controller transmits a control signal to a memory module, where the memory controller continuously transmits a clock signal to the memory module. The memory controller determines adjustments to the control signal with respect to the clock signal, by iteratively analyzing a strobe signal.Type: GrantFiled: December 6, 2013Date of Patent: May 5, 2015Assignee: Intel CorporationInventors: Tonia G. Morris, Jonathan C. Jasper, John V. Lovelace, Benjamin T. Tyson
-
Patent number: 9026833Abstract: In order to reduce occurrence of a fetching error of a digital signal, caused by a power-source noise, there is provided a semiconductor device provided with a switching circuit for executing a switching operation according to a pulse control signal and a digital signal hold circuit for fetching a digital signal. The digital signal hold circuit includes a mask signal generation circuit for generating a mask signal from the pulse control signal, the mask signal being for use in keeping the digital signal from being fetched during a time period of power-source noise occurrence caused by the switching operation, and the digital signal is not fetched during the time period of power-source noise occurrence while the digital signal is fetched during a time period of power-source noise nonoccurrence.Type: GrantFiled: February 29, 2012Date of Patent: May 5, 2015Assignee: Renesas Electronics CorporationInventor: Yuki Higuchi
-
Patent number: 9025398Abstract: For multi-level interconnect metallization, each metal level maintains a parallel line arrangement within a region, and the lines of each adjacent metal level are orthogonal or otherwise cross with one another. Vertical shunting among levels for routing in different directions employs short paddles that stay within the parallel scheme, and multiple paddles within a region at the same metal level can be co-linear. Parallel lines in the same metal level can be rotated with respect to one another in adjacent regions, for example to better interface with driver circuitry with orthogonal orientations in the different regions.Type: GrantFiled: October 12, 2012Date of Patent: May 5, 2015Assignee: Micron Technology, Inc.Inventors: Everardo Torres Flores, Hernan A. Castro, Jeremy M. Hirst
-
Publication number: 20150117126Abstract: In order to reduce occurrence of a fetching error of a digital signal, caused by a power-source noise, there is provided a semiconductor device provided with a switching circuit for executing a switching operation according to a pulse control signal and a digital signal hold circuit for fetching a digital signal. The digital signal hold circuit includes a mask signal generation circuit for generating a mask signal from the pulse control signal, the mask signal being for use in keeping the digital signal from being fetched during a time period of power-source noise occurrence caused by the switching operation, and the digital signal is not fetched during the time period of power-source noise occurrence while the digital signal is fetched during a time period of power-source noise nonoccurrence.Type: ApplicationFiled: January 9, 2015Publication date: April 30, 2015Inventor: Yuki HIGUCHI
-
Publication number: 20150117121Abstract: A semiconductor memory apparatus includes a write driver configured to transfer input data to a data storage region. The semiconductor memory apparatus may also include a sense amplifier configured to sense and amplify the data stored in the data storage region and output output data. Further, the semiconductor memory apparatus may also include an enable signal generation block configured to generate a write driver enable signal and a sense amplifier enable signal according to a comparison result of the input data and the output data.Type: ApplicationFiled: April 3, 2014Publication date: April 30, 2015Applicant: SK hynix Inc.Inventors: Seung Kyun LIM, Jung Mi TAK
-
Patent number: 9019752Abstract: Static random access memory (SRAM) global bitline circuits for reducing glitches during read accesses, and related methods and systems are disclosed. A global bitline scheme in SRAM can reduce output load, reducing power consumption. In certain embodiments, SRAM includes an SRAM array. The SRAM includes a global bitline circuit for each SRAM array column. Each global bitline circuit includes memory access circuit that pre-charges local bitlines corresponding to bitcells in SRAM array. The data read from selected bitcell is read from its local bitline onto aggregated read bitline, an aggregation of local bitlines. The SRAM includes bitline evaluation circuit that sends data from aggregated read bitline onto global bitline. Instead of sending data based on rising transition of clock trigger, data is sent onto the global bitline based on falling transition of clock trigger. A global bitline scheme can be employed that reduces glitches and resulting increases in power consumption.Type: GrantFiled: November 26, 2013Date of Patent: April 28, 2015Assignee: QUALCOMM IncorporatedInventors: Joshua Lance Puckett, Stephen Edward Liles, Jason Philip Martzloff
-
Publication number: 20150109870Abstract: An arithmetic processing unit including an SRAM with low power consumption and performing backup and recovery operation with no burden on circuits. One embodiment is a memory device including a plurality of memory cells. The memory cells include inverters in which capacitors for backing up data are provided. When data of all the memory cells in a region is not rewritten after data is returned from the capacitors to the inverters, data in the region is not transferred from the inverters to the capacitors and the inverters are turned off. When data of at least one of the memory cells in the region is rewritten, data in the region is transferred from the inverters to the capacitors and then power of the inverters are turned off. In this manner, backup is selectively performed to reduce power consumption. Other embodiments are described and claimed.Type: ApplicationFiled: October 16, 2014Publication date: April 23, 2015Inventors: Takahiko Ishizu, Kiyoshi Kato, Tatsuya Onuki
-
Publication number: 20150109866Abstract: Data paths, memories, and methods for providing data from memory are disclosed. An example read data path includes a delay path, and a clocked data register. The data path has a data propagation delay and is configured to receive data and propagate the data therethrough. The delay path is configured to receive a clock signal and provide a delayed clock signal having a delay relative to the clock signal that models the data propagation delay. The clocked data register is configured to clock in data responsive at least in part to the delayed clock signal. The clocked data register is further configured to clock out data responsive at least in part to the clock signal.Type: ApplicationFiled: December 22, 2014Publication date: April 23, 2015Inventor: ERIC LEE
-
Publication number: 20150103609Abstract: A semiconductor device including a control signal generator and an internal refresh signal generator is provided. The control signal generator generates first and second control signals, one of which is selectively enabled in response to temperature code signals and mode set signals after a pulse of an internal refresh signal is outputted by the internal refresh signal generator. The temperature code signals are obtained from temperature signals. The internal refresh signal generator outputs a refresh command signal as the internal refresh signal when the first control signal is enabled. Further, the internal refresh signal generator outputs the refresh command signal as the internal refresh signal at a moment that the refresh command signal is inputted thereto by a predetermined number of times when the second control signal is enabled.Type: ApplicationFiled: February 10, 2014Publication date: April 16, 2015Applicant: SK hynix Inc.Inventors: Choung Ki SONG, Yo Sep LEE, Chan Gi GIL, Chang Hyun KIM
-
Publication number: 20150103606Abstract: A semiconductor device includes a data output circuit suitable for transferring an output data to an external data line during a data output operation, and a controller suitable for generating control signals for controlling the data output circuit during the data output operation, wherein the data output circuit senses a variation and transfers the output data to the external data line based on the sensing result.Type: ApplicationFiled: March 5, 2014Publication date: April 16, 2015Applicant: SK hynix Inc.Inventor: Jin Yong SEONG
-
Publication number: 20150103608Abstract: A device including input and output nodes, first and second input circuits coupled in parallel to each other between the input and output nodes. The first input circuit includes a first circuit unit coupled between the input and output nodes, the first circuit unit is configured to be activated when a first selection signal supplied thereto takes an active level and deactivated when the first selection signal takes an inactive level. The first circuit unit is configured to respond to a change of a control signal, which is received from a control circuit, from a first logic level to a second logic level and the first circuit unit is configured to change the first selection signal from the active level to the inactive level after a lapse of a first period.Type: ApplicationFiled: December 18, 2014Publication date: April 16, 2015Inventors: Kazutaka Miyano, Hiroyuki Inage
-
Patent number: 9007853Abstract: A memory system includes a memory controller that writes data to and reads data from a memory device. A write data strobe accompanying the write data indicates to the memory device when the write data is valid, whereas a read strobe accompanying data from the memory device indicates to the memory controller when the read data is valid. The memory controller adaptively controls the phase of the write data strobe to compensate for timing drift at the memory device. The memory controller uses read signals as a measure of the drift.Type: GrantFiled: October 7, 2013Date of Patent: April 14, 2015Assignee: Rambus Inc.Inventor: Frederick A. Ware
-
Publication number: 20150098284Abstract: A semiconductor memory device may include: a memory cell array; a first address controller configured to receive a first command and a first address and generate a first control signal in response to the first command; and a second address controller configured to receive a second address and a second command inputted at the same time as the first command, and generate a second control signal in response to the second command.Type: ApplicationFiled: September 22, 2014Publication date: April 9, 2015Inventor: Dong-Uk LEE
-
Publication number: 20150098280Abstract: A method includes determining a plurality of first current values of a first current to be sunk by a tracking cell of a tracking circuit in response to a plurality of first voltage values of a first voltage applied to the tracking cell. Each first current value of the plurality of first current values thereby corresponds to a first voltage value of the plurality of first voltage values. A second current value of a second current is determined. The second current value corresponds to a second voltage value of a second voltage of a memory cell of a plurality of memory cells. A third voltage value is selected based on the second current value, a first current value of the plurality of first current values, and a first voltage value corresponding to the first current value.Type: ApplicationFiled: December 15, 2014Publication date: April 9, 2015Inventor: Bing WANG
-
Patent number: 9001613Abstract: A tracking circuit in a memory macro includes a data line, a first tracking cell, and a plurality of transistors. The first tracking cell is electrically coupled to the data line. The plurality of transistors is electrically coupled to the data line. The plurality of transistors is configured to cause a delay on a transition of a signal of the data line based on a delay current. The signal of the data line is configured for use in generating a signal of a control line of a memory cell of the memory macro.Type: GrantFiled: February 15, 2012Date of Patent: April 7, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Bing Wang, Kuoyuan (Peter) Hsu
-
Patent number: 9001599Abstract: Systems and methods are provided for timing read operations with a memory device. A system for timing read operations with a memory device includes a gating circuit configured to receive a timing signal from the memory device. The gating circuit is further configured to pass through the timing signal as a filtered timing signal during a gating window. The gating window is generated by the gating circuit based on a control signal. The system further includes a timing control circuit configured to generate the control signal after receiving a read request from a memory controller. The timing control circuit is further configured to adjust the control signal to account for temporal variations in the timing signal from the memory device.Type: GrantFiled: June 4, 2012Date of Patent: April 7, 2015Assignee: Marvell World Trade Ltd.Inventor: Ross Swanson
-
Patent number: 9001597Abstract: A semiconductor device includes a first input terminal receiving a termination resistance control signal, and a termination resistance circuit that is able to be controlled to be turned on or off by the termination resistance control signal. The termination resistance circuit is turned off, irrespective of a level of said termination resistance control signal when the semiconductor device outputs data in response to a read command.Type: GrantFiled: August 20, 2012Date of Patent: April 7, 2015Assignee: PS4 Luxco S.A.R.L.Inventor: Atsuo Koshizuka
-
Patent number: 9001598Abstract: A semiconductor device including an internal command generator and a bias generator is provided. The internal command generator generates first to fourth internal command signals sequentially enabled in synchronization with pulses of an external program signal. The first internal command signal controls a read operation for reading out data stored in memory cells, and the second and third internal command signals control a program operation for programming the memory cells. The bias generator generates a read bias signal for controlling a level of an output voltage signal, which is applied to an internal circuit, in response to the first and fourth internal command signals.Type: GrantFiled: September 30, 2013Date of Patent: April 7, 2015Assignee: SK Hynix Inc.Inventor: Jeong Tae Hwang
-
Publication number: 20150092503Abstract: Memories containing command decoder, chip enable, and signal truncation circuits are disclosed. One such command decoder circuit may include command decoder logic configured to receive command signals and output a decoded command to an interconnect bus responsive to a chip select signal having an active state. Decoder circuits may also prevent coupling commands to the interconnect bus based on the receipt of chip select signals having inactive states. Chip enable circuits having control logic are configured to receive chip select signals and provide the chip select signals to an interconnect bus responsive to receiving a valid command. Chip enable circuits may also prevent coupling chip select signals to the interconnect bus from chip enable signals based on the receipt of invalid command signals. Signal truncation circuits may be used to shorten and/or shift chip select signals to increase timing margins and improve the reliability of command execution by memories.Type: ApplicationFiled: December 10, 2014Publication date: April 2, 2015Inventors: JACOB ROBERT ANDERSON, KANG-YONG KIM, TADASHI YAMAMOTO, ZER LIANG, HUY VO
-
Publication number: 20150092502Abstract: A circuit includes a tracking bit line, a tracking unit connected to the tracking bit line and a detection unit. The tracking unit is configured to receive a first control signal and configured to selectively charge or discharge a voltage on the tracking bit line in response to the first control signal. The detection unit is coupled to the tracking bit line and configured to generate a sense amplifier enable (SAE) signal in response to the voltage level on the tracking bit line.Type: ApplicationFiled: September 27, 2013Publication date: April 2, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jung-Ping YANG, Chih-Chieh CHIU, Fu-An WU, Chia-En HUANG, I-Han HUANG
-
Patent number: 8995204Abstract: Circuits, integrated circuits devices, and methods are disclosed that may include biasable transistors with screening regions positioned below a gate and separated from the gate by a semiconductor layer. Bias voltages can be applied to such screening regions to optimize multiple performance features, such as speed and current leakage. Particular embodiments can include biased sections coupled between a high power supply voltage and a low power supply voltage, each having biasable transistors. One or more generation circuits can generate multiple bias voltages. A bias control section can couple one of the different bias voltages to screening regions of biasable transistors to provide a minimum speed and lowest current leakage for such a minimum speed.Type: GrantFiled: June 23, 2011Date of Patent: March 31, 2015Assignee: Suvolta, Inc.Inventors: Lawrence T. Clark, Bruce McWilliams, Robert Rogenmoser
-
Publication number: 20150085590Abstract: Semiconductor systems are provided. The semiconductor system includes a controller and a semiconductor device. The controller is suitable for generating command signals and address signals. The semiconductor device is suitable for electrically disconnecting a first local line from a second local line in response to an input control signal enabled in a read mode. The read mode is set according to a logic combination of the command signals. Further, the semiconductor device is suitable for sensing and amplifying a data on the first local line or the second local line according to the address signals to output the amplified data through an input/output line.Type: ApplicationFiled: February 10, 2014Publication date: March 26, 2015Applicant: SK hynix Inc.Inventor: Min Su KIM
-
Patent number: 8988954Abstract: A memory device is provided comprising an array of memory cells. During a read operation, voltage on a read bit line will transition towards a second voltage level if a data value stored in that activated memory cell has a first value, and sense amplifier circuitry will then detect this situation. If that situation is not detected, the sense amplifier circuitry determines that the activated memory cell stores a second value. Bit line keeper circuitry is coupled to each read bit line and is responsive to an asserted keeper pulse signal to pull the voltage on each read bit line towards the first voltage level. Keeper pulse signal generation circuitry asserts the keeper pulse signal at a selected time. The selected time is such that the voltage on the associated read bit line will have transitioned to the trip voltage level before the keeper pulse signal is asserted.Type: GrantFiled: September 13, 2012Date of Patent: March 24, 2015Assignee: ARM LimitedInventors: Yew K Chong, Sanjay Mangal
-
Patent number: 8988966Abstract: A read latency control circuit is described having a clock synchronization circuit and a read latency control circuit. The clock synchronization circuit includes an adjustable delay line to generate an output clock signal whose phase is synchronized with the phase of the input clock signal. The read latency control circuit captures a read command signal relative to the timing of the input clock signal and outputs the read command signal relative to the timing of the output clock signal such that the read command signal is outputted indicative of a specified read latency.Type: GrantFiled: August 17, 2011Date of Patent: March 24, 2015Assignee: Micron Technology, Inc.Inventor: Jongtae Kwak
-
Patent number: 8988953Abstract: Memories and methods for providing and receiving non-data signals at a signal node are disclosed. One such memory includes first and second signal nodes, and first and second signal buffer. The first signal buffer is configured to be operative responsive to a first data strobe signal and further configured to be operative responsive to a non-data signal. The second signal buffer is configured to be operative responsive to a second data strobe signal. An example first data strobe signal is a read data strobe signal provided by the memory. In another example, the first data strobe signal is a write data strobe signal received by the memory. Examples of non-data signals include a data mask signal, data valid signal, error correction signal, as well as other signals.Type: GrantFiled: September 3, 2013Date of Patent: March 24, 2015Assignee: Micron Technology, Inc.Inventor: Brian Huber
-
Apparatuses and methods for compensating for power supply sensitivities of a circuit in a clock path
Patent number: 8988955Abstract: Apparatuses and methods for compensating for differing power supply sensitivities of a circuit in a clock path. One such method includes altering signal timing of at least one of reference and feedback clock signals differently according to variations in power supply voltage to compensate for differences in delay power supply sensitivities of delays of a forward clock path and of a feedback clock path. Another example method includes providing an output clock signal in phase with an input clock signal and compensating for delay error between delays used in providing at least some of the delay of the output clock signal relative to the input clock signal by providing delays having power supply sensitivities resulting in a combined power supply sensitivity that is inverse to the delay error.Type: GrantFiled: May 5, 2014Date of Patent: March 24, 2015Assignee: Micron Technology, Inc.Inventors: Yantao Ma, Tyler Gomm -
Patent number: 8988919Abstract: A semiconductor device includes a first controlled chip and a control chip stacked therewith. The first controlled chip includes a first circuit outputting a data signal in response to a synchronization signal, an input/output circuit outputting the data signal to a data terminal in synchronization with a delayed synchronization signal, and a replica circuit replicating an output circuit and outputting a replica signal to a first replica terminal in synchronization with the delayed synchronization signal. The control chip includes a first control circuit outputting a synchronization signal and receiving a data signal, a delay adjustment circuit delaying the synchronization signal and outputting the same as a delayed synchronization signal, a phase comparator circuit comparing the phases of the replica signal and the synchronization signal, and a delay control circuit controlling the delay amount of the delay adjustment circuit based on a comparison result of the phase comparator circuit.Type: GrantFiled: May 9, 2014Date of Patent: March 24, 2015Assignee: PS4 Luxco S.a.r.l.Inventor: Yoshiro Riho
-
Publication number: 20150078110Abstract: A read time tracking mechanism (RTTM) for ensuring sufficient read time is provided. The read time tracking mechanism includes a read tracking circuit, which includes a tracking bit line (TBL) tracking circuit with one or more tracking cells, and a tracking word line (TWL). The RTTM also includes a sense amplifier enable (SAE) timing device configured to change the logic threshold of tracking WL (TWL) to delay the timing of signal change of TWL when necessary to ensure sufficient read time. The read time tracking mechanism is used to provide sufficient read time for memory arrays with various configurations, prepared under various process conditions, and operated under various voltages, and temperatures.Type: ApplicationFiled: September 18, 2013Publication date: March 19, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hyun-Sung HONG, Atul KATOCH
-
Patent number: 8982624Abstract: A method includes initiating a read process for a memory array of an electronic memory device to make data available at an I/O buffer of the electronic memory device for access by a controller. A method includes signaling completion of a read process prior to completion of one or more stages of the read process at a memory array.Type: GrantFiled: October 2, 2012Date of Patent: March 17, 2015Assignee: Fusion-IO, LLCInventors: Jea Woong Hyun, Barrett Edwards, David Nellans
-
Patent number: 8984320Abstract: Command paths, apparatuses, and methods for providing a command to a data block are described. In an example command path, a command receiver is configured to receive a command and a command buffer is coupled to the command receiver and configured to receive the command and provide a buffered command. A command block is coupled to the command buffer to receive the buffered command. The command block is configured to provide the buffered command responsive to a clock signal and is further configured to add a delay before to the buffered command, the delay based at least in part on a shift count. A command tree is coupled to the command block to receive the buffered command and configured to distribute the buffered command to a data block.Type: GrantFiled: March 29, 2011Date of Patent: March 17, 2015Assignee: Micron Technology, Inc.Inventor: Venkatraghavan Bringivijayaraghavan
-
Publication number: 20150071016Abstract: A memory macro includes a plurality of segments corresponding to a plurality of tracking circuits. Each segment of the plurality of segments thereby corresponds to one tracking circuit of the plurality of tracking circuits. In response to a read operation of a memory cell of a segment, a tracking circuit corresponding to the segment is configured to generate an edge of a tracking signal based on which a first edge of a cell signal associated with the memory cell is generated.Type: ApplicationFiled: November 14, 2014Publication date: March 12, 2015Inventors: Derek C. TAO, Annie-Li-Keow LUM, Yukit TANG, Kuoyuan (Peter) HSU
-
Publication number: 20150071015Abstract: A method includes coupling, by using a switching circuit, a first node to a bulk node of an input/output (IO) circuit of a memory circuit when the IO circuit operates in an active mode. The first node is configured to carry a first voltage level sufficient to cause a set of transistors of the IO circuit to have a first threshold voltage. A second node is coupled to the bulk node by using the switching circuit when the IO circuit operates in an inactive mode. The second node is configured to carry a second voltage level sufficient to cause the set of transistors of the IO circuit to have a second threshold voltage, and an absolute value of the second threshold voltage is greater than an absolute value of the first threshold voltage.Type: ApplicationFiled: November 13, 2014Publication date: March 12, 2015Inventor: Dariusz KOWALCZYK
-
Publication number: 20150071014Abstract: A data training device includes a training control block configured to activate driving signals for driving a bit line sense amplifier, with a word line deactivated, when a write training operation is performed according to a mode register write command; and the bit line sense amplifier configured to store training data according to the driving signals from the training control block.Type: ApplicationFiled: December 9, 2013Publication date: March 12, 2015Applicant: SK hynix Inc.Inventors: Sang Il PARK, Joo Hwan CHO
-
Publication number: 20150071017Abstract: The disclosure provides an electronic device and a control method for the electronic device. The electronic device comprises: a memory unit, a metal pad, and a control unit. The metal pad is coupled to the memory unit, and utilized for receiving a first signal and a second signal. The control unit is coupled to the metal pad, and utilized for generating a control signal during a specific time period to control the first signal and the second signal received by the metal pad, to pull up a level of the first signal and to pull down a level of the second signal during the specific time period, so as to make the first signal and the second signal have a voltage difference. The disclosure can eliminate a glitch and avoid problems caused by inputting the glitch.Type: ApplicationFiled: July 14, 2014Publication date: March 12, 2015Inventor: Shen-Kuo Huang
-
Patent number: 8976607Abstract: Various aspects of a fast, energy efficient write driver capable of efficient operation in a dual-voltage domain memory architecture are provided herein. Specifically, various aspects of the write driver described herein combine a high speed driver with voltage level shifting capabilities that may be implemented efficiently in reducing use of silicon area while using lower power. The write driver circuit shifts or adjusts voltage levels between a first voltage domain to a second voltage domain. In one example, the write driver circuit is coupled to a global write bitline and a local write bitline that is coupled to one or more bitcells (of SRAM memory). The write driver circuit converts a first voltage level at the global write bitline to a second voltage level at the local write bitline during a write operation.Type: GrantFiled: March 5, 2013Date of Patent: March 10, 2015Assignee: QUALCOMM IncorporatedInventors: Nishith Desai, Rakesh Vattikonda, Changho Jung
-
Patent number: 8971135Abstract: A semiconductor memory device includes an input/output circuit configured to receive an address and data from an exterior, and a peripheral circuit configured to receive the address through the input/output circuit and generate a chip selection signal based on the address. The input/output circuit may include a control pad circuit configured to apply or block at least one data strobe signal in response to the chip selection signal, and one or more input/output pad circuits configured to transfer the data to the peripheral circuits in response to the at least one data strobe signal.Type: GrantFiled: June 5, 2013Date of Patent: March 3, 2015Assignee: SK Hynix Inc.Inventor: Sang Oh Lim
-
Patent number: 8971134Abstract: Memory controllers, memory devices and methods are provided in which test data is transmitted and signal parameters are varied. The transmitted test data is read, and based on a comparison between transmitted test data and read test data a transmitter impedance is adjusted.Type: GrantFiled: July 30, 2012Date of Patent: March 3, 2015Assignee: Infineon Technologies AGInventor: Christian Mueller
-
Publication number: 20150055425Abstract: Embodiments of the invention relate generally to semiconductors and memory technology, and more particularly, to systems, integrated circuits, and methods to implement circuits configured to compensate for parameter variations in layers of memory by adjusting access signals during memory operations. In some embodiments, memory cells are based on third dimensional memory technology. In at least some embodiments, an integrated circuit includes multiple layers of memory, a layer including sub-layers of semiconductor material. The integrated circuit also includes an access signal generator configured to generate an access signal to facilitate an access operation, and a characteristic adjuster configured to adjust the access signal for each layer in the multiple layers of memory.Type: ApplicationFiled: September 3, 2014Publication date: February 26, 2015Applicant: UNITY SEMICONDUCTOR CORPORATIONInventors: Christophe Chevallier, Seow Fong Lim, Chang Hua Siau
-
Patent number: 8964492Abstract: A circuit includes a tracking write circuit and a write circuit. Various write signals of the write circuit are generated based on tracking signals of the tracking write circuit. The write signals are used in a write operation of a memory cell.Type: GrantFiled: July 27, 2012Date of Patent: February 24, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuoyuan (Peter) Hsu, Bing Wang, Derek C. Tao, Yukit Tang, Kai Fan
-
Publication number: 20150049559Abstract: Semiconductor systems are provided. The semiconductor system includes a first semiconductor device and a second semiconductor device. The first semiconductor device generates an input calibration signal during a mode register write operation and receives an output data and an output calibration signal to control a recognition point of a logic level of the output data according to a delay time of the output calibration signal during a read operation. The second semiconductor device stores the input calibration signal therein during the mode register write operation and outputs the output calibration signal and the output data during the read operation.Type: ApplicationFiled: December 13, 2013Publication date: February 19, 2015Applicant: SK hynix Inc.Inventor: Keun Soo SONG