Signals Patents (Class 365/191)
-
Publication number: 20140269116Abstract: According to one embodiment, during a transition to and from a state assumed while a signal is being received from outside a memory device at the terminal, a first pre-driver outputs a first signal which transitions at a lower rate than that during a transition to and from a state assumed while a signal is being output to outside the memory device at the terminal. During a transition to and from a state assumed while a signal is being received from outside the memory device at the terminal, a second pre-driver outputs a second signal which transitions at a lower rate than that during a transition to and from a state assumed while a signal is being output to outside the memory device at the terminal.Type: ApplicationFiled: August 6, 2013Publication date: September 18, 2014Inventor: Fumiyoshi MATSUOKA
-
Publication number: 20140269118Abstract: Apparatuses and methods are disclosed, including an apparatus with a first differential amplifier to amplify an input signal into a first output signal, a second differential amplifier to amplify the input signal into a second output signal that is complementary to the first output signal, and a feedback resistance coupled between the first output signal and the second output signal. Additional apparatuses and methods are described.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Inventors: Jennifer Taylor, Dragos Dimitriu
-
Publication number: 20140269026Abstract: A circuit is in a memory macro and comprises a write path, a read path, a selection circuit, and a clock generator circuit. The write path includes a first signal generated based on a first edge of a clock signal in a write operation of the memory macro. The read path includes a second signal generated based on a first edge of the clock signal in a read operation of the memory macro. The selection circuit is configured to select the first signal as a third signal in the write operation of the memory macro, and to select the second signal as the third signal in the read operation of the memory macro. The clock generator circuit is configured to generate a second edge of the clock signal in the write operation or in the read operation based on the third signal.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Derek C. TAO, Annie-Li-Keow LUM, Kuoyuan (Peter) HSU
-
Patent number: 8837238Abstract: A semiconductor device which can reduce the peak value of the rush current generated during a transition from resume mode to normal mode. The semiconductor device has a plurality of daisy-chained memory modules. Each of the memory modules includes a memory array, a switch for controlling, in resume mode, source voltage supply to a constituent element of the memory module, and a delay circuit which receives a resume control signal ordering a transition from resume mode to normal mode and outputs a resume control signal delayed from the inputted resume control signal to the memory module of the next stage.Type: GrantFiled: January 6, 2012Date of Patent: September 16, 2014Assignee: Renesas Electronics CorporationInventors: Masashi Matsumura, Hiroyuki Motomura
-
Patent number: 8837197Abstract: A circuit for generating a write signal includes a pre-emphasis signal generator that receives location information of a to-be-programmed memory cell and generates a pre-emphasis signal depending on the location information of the to-be-programmed memory cell, and a write driver that generates a program signal corresponding to data to be programmed in the to-be-programmed memory cell. A write signal is generated by combining the program signal with the pre-emphasis signal supplied from the pre-emphasis signal generator, and the write signal output to the to-be-programmed memory cell.Type: GrantFiled: February 9, 2012Date of Patent: September 16, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hoon Oh, Young-Don Choi, Ick-Hyun Song
-
Patent number: 8837231Abstract: An integrated circuit includes an input pad configured to receive a low-speed signal and a high-speed signal, a high-speed buffer coupled to the input pad, a low-speed buffer coupled to the input pad, a strobe input unit configured to receive a strobe signal for indicating an input of the high-speed signal to the input pad, and a buffer control unit configured to control an activation of the high-speed buffer in response to the strobe signal.Type: GrantFiled: December 29, 2011Date of Patent: September 16, 2014Assignee: Hynix Semiconductor Inc.Inventor: Seung-Min Oh
-
Patent number: 8837253Abstract: A program pulse generation circuit includes: a set pulse generator configured to apply a set pulse to an output node in response to a driving signal, a set pulse control signal, and a first switching signal, and a current controller configured to control step reductions forming the set pulse in response to the driving signal and a second switching signal.Type: GrantFiled: August 14, 2012Date of Patent: September 16, 2014Assignee: SK Hynix Inc.Inventors: Chang Yong Ahn, Sung Yeon Lee
-
Patent number: 8837237Abstract: A dual function memory device architecture compatible with asynchronous operation and synchronous serial operation. The dual function memory device architecture includes one set of physical ports having two different functional assignments. Coupled between the physical ports and core circuits of the memory device are asynchronous and synchronous input and output signal paths or circuits. The signal paths include shared or dedicated buffers coupled to the ports, asynchronous and synchronous command decoders, a network of switches, and a mode detector. The mode detector determines the operating mode of the dual function memory device from a port, and provides the appropriate switch selection signal. The network of switches routes the input or output signals through the asynchronous or synchronous circuits in response to the switch selection signal. The appropriate command decoder interprets the input signals and provides common control logic with the necessary signals for initiating the corresponding operation.Type: GrantFiled: September 13, 2013Date of Patent: September 16, 2014Assignee: Conversant Intellectual Property Management Inc.Inventor: Jin-Ki Kim
-
Publication number: 20140254288Abstract: A system including a memory cell array including a plurality of memory cells, and a writing device to generate multiple back-to-back write pulses to write to target memory cells from among the plurality of memory cells, the multiple back-to-back write pulses overlapping during an overlap duration, the overlap duration being adjustable based on a performance parameter of the memory cell array.Type: ApplicationFiled: March 8, 2013Publication date: September 11, 2014Applicant: Spansion LLCInventors: Michael ACHTER, Evrim BINBOGA, Marufa KANIZ, Murni MOHD-SALLEH
-
Publication number: 20140247676Abstract: A charge pump system includes a charge pump that receives its clock signals, generated by an oscillator circuit, though a clock buffer. The clock buffer is power-controlled to reduce power consumption and output voltage ripple. The buffer is formed of a series of inverter that are connected to the power supply level through a clamping element, such as a transistor whose gate is controlled by a regulation signal based on feedback from the pump's output.Type: ApplicationFiled: April 22, 2014Publication date: September 4, 2014Applicant: SanDisk 3D LLCInventors: Kesheng Wang, Ali Al-Shamma
-
Patent number: 8824222Abstract: One or more timing signals used to time data and command transmission over highspeed data and command signaling links are paused or otherwise disabled when a memory system enters a low-power state, and require substantial time to be re-established at appropriate frequency and/or phase as the system returns to an active operating state. Instead of waiting for the high-speed timing signals to be re-established before beginning memory access operations, an alternative, lower-frequency timing source is used to time transfer of one or more memory-access commands over a combination of data and command signaling links while the high-speed timing signals are being restored, thereby hastening transmission of memory-access commands to memory devices and reducing the incremental latency required to exit the low-power state.Type: GrantFiled: August 4, 2011Date of Patent: September 2, 2014Assignee: Rambus Inc.Inventors: Frederick A. Ware, Jared L. Zerbe, Brian S. Leibowitz
-
Publication number: 20140241080Abstract: A composite memory device including discrete memory devices and a bridge device for controlling the discrete memory devices in response to global memory control signals having a format or protocol that is incompatible with the memory devices. The discrete memory devices can be commercial off-the-shelf memory devices or custom memory devices which respond to native, or local memory control signals. The global and local memory control signals include commands and command signals each having different formats. The composite memory device includes a system in package including the semiconductor dies of the discrete memory devices and the bridge device, or can include a printed circuit board having packaged discrete memory devices and a packaged bridge device mounted thereto.Type: ApplicationFiled: May 2, 2014Publication date: August 28, 2014Applicant: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.Inventor: Jin-Ki KIM
-
Publication number: 20140241079Abstract: A chip die including a first input/output (I/O) pad configured to transmit/receive an I/O signal of a memory cell array included in the chip die; a second I/O pad configured to, if a stacked chip die exists on the chip die, transmit/receive a via I/O signal of the stacked chip die, and configured to, if the stacked chip die does not exist on the chip die, transmit/receive a differential I/O signal of the chip die; and an I/O driver configured to receive an operation mode signal including information as to whether the stacked chip die exists on the chip die in such a manner that the second I/O pad is configured to transmit/receive the via I/O signal or the differential I/O signal.Type: ApplicationFiled: July 23, 2013Publication date: August 28, 2014Applicant: SK hynix Inc.Inventors: Seon Kwang JEON, Sung Soo RYU, Chang Il KIM
-
Publication number: 20140241073Abstract: Disclosed herein is an apparatus that includes: a first terminal configured to receive a serial write data signal that includes at least four bits transferred in series with each other; a second terminal configured to receive a data strobe signal; a control circuit configured to produce a plurality of internal data strobe signals in response to the data strobe signal; and a serial-to-parallel conversion circuit configured to respond to the data strobe and internal data strobe signals to convert the serial write data signal into a parallel write data signal that includes at least four bits produced in parallel to each other.Type: ApplicationFiled: February 19, 2014Publication date: August 28, 2014Applicant: Micron Technology, Inc.Inventor: Yoshinori Matsui
-
Publication number: 20140241078Abstract: A sense amplifier circuit is divided into a plurality of sense amplifier groups. The plurality of sense amplifier groups are each further divided into a plurality of sense units. A sense amplifier control circuit is configured to sequentially select the plurality of sense amplifier groups according to a physical address, and to sequentially select the plurality of sense units included in a selected sense amplifier group. The sense amplifier control circuit is configured to, when there is a defect related to a selected sense unit in a selected first sense amplifier group, select, in place of the first sense amplifier group, a sense unit included in a second sense amplifier group selected following after the first sense amplifier group.Type: ApplicationFiled: July 19, 2013Publication date: August 28, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hiromitsu Komai
-
Patent number: 8817532Abstract: A semiconductor memory apparatus includes a program pulse generation block configured to generate a first write control signal, second write control signal and a program completion signal in response to a programming enable signal; a set program control circuit configured to repeatedly generate a set programming enable signal a predetermined number of times in response to an erase command and the program completion signal; and a controller configured to disable the first write control signal in response to the erase command and generate the programming enable signal in response to the set programming enable signal.Type: GrantFiled: April 12, 2012Date of Patent: August 26, 2014Assignee: SK Hynix Inc.Inventor: Yong Bok An
-
Patent number: 8817556Abstract: There is provided a command generation circuit. The command generation circuit includes a first driving unit driving an output node in response to an internal MRS command and a RAS idle signal; a second driving unit driving the output node in response to an off-signal; and a latch unit latching a signal at the output node in response to a power-up signal and generating an SRR command.Type: GrantFiled: September 23, 2011Date of Patent: August 26, 2014Assignee: Hynix Semiconductor Inc.Inventors: Bok Rim Ko, Keun Kook Kim
-
Publication number: 20140233334Abstract: A device includes a command decoder that is configured to output, in a normal operation mode, a precharge signal in response to a first type transition edge of a synchronous signal, and an active signal in response to a next first type transition edge that is next to the first type transition edge. The command decoder is configured to output, in a test mode, the precharge signal in response to a second type transition edge of the synchronous signal, and the active signal in response to a next first type transition edge that is next to the second type transition edge.Type: ApplicationFiled: April 28, 2014Publication date: August 21, 2014Applicant: Elpida Memory, Inc.Inventors: Kinu MATSUNAGA, Hiroshi AKAMATSU
-
Publication number: 20140233332Abstract: A semiconductor memory system includes a semiconductor memory configured to provide an external circuit with a plurality of refresh characteristic information and perform an auto-refresh operation in response to a plurality of auto-refresh commands, and a memory controller configured to provide the semiconductor memory with the plurality of auto-refresh commands generated according to the plurality of refresh characteristic information.Type: ApplicationFiled: July 15, 2013Publication date: August 21, 2014Inventor: Byung Deuk JEON
-
Patent number: 8811099Abstract: A period signal generation circuit includes a period signal generator configured to alternately charge and discharge a control node according to a level of the control node to generate a period signal, a discharge controller configured to discharge a first current having a constant value from the control node in response to a temperature signal and discharge a second current varying according to an internal temperature thereof from the control node in response to the temperature signal, and a tester configured to control a charging speed and a discharging speed of the control node.Type: GrantFiled: December 14, 2012Date of Patent: August 19, 2014Assignee: SK Hynix Inc.Inventor: Dong Kyun Kim
-
Patent number: 8811098Abstract: A period signal generation circuit includes a first discharger configured to discharge first current from a control node which is driven in response to a first reference voltage, and a second discharger configured to discharge second current from the control node. The total current of the first and second currents is substantially constant when an internal temperature of the discharge controller is below a predetermined temperature, and the total current of the first and second currents varies as the internal temperature increases over the predetermined temperature.Type: GrantFiled: December 14, 2012Date of Patent: August 19, 2014Assignee: SK Hynix Inc.Inventor: Dong Kyun Kim
-
Publication number: 20140226421Abstract: A clock signal generation apparatus for generating a reference clock signal for outputting data in synchronization with an external clock signal from a semiconductor memory device, including: a clock signal generation unit for receiving an internal clock signal to generate the reference clock signal according to a control signal; and a control unit for generating the control signal based on a read command, a write command and an external address.Type: ApplicationFiled: April 21, 2014Publication date: August 14, 2014Applicant: Conversant IP N.B. 868 Inc.Inventor: Tae-Jin KANG
-
Publication number: 20140219038Abstract: A data read start decision device includes: a storing circuit configured to store code key data; a read check circuit configured to output a read start signal in response to code key data read from the storing circuit, and a controller configured to start reading environment setting data from the storing circuit in response to the read start signal. The read check circuit is configured to at least one of: receive the read start signal from the controller and transfer the read start signal to the controller in response to the read code key data; and generate the read start signal based on the read code key data and output the read start signal to the controller.Type: ApplicationFiled: November 7, 2013Publication date: August 7, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: Je-Min RYU, Sung-Min SEO, Ju-Seop PARK
-
Publication number: 20140219040Abstract: A semiconductor memory device includes a bulk voltage generation circuit configured to interrupt driving of a bulk voltage in response to an exit signal which is generated in synchronization with a time at which a power-down mode is ended, and discharge charges of a first node from which the bulk voltage is outputted, in response to the exit signal; and an internal circuit including a MOS transistor which is supplied with the bulk voltage.Type: ApplicationFiled: August 9, 2013Publication date: August 7, 2014Applicant: SK hynix Inc.Inventor: Mi Hyun HWANG
-
Publication number: 20140219036Abstract: Provided are an equalizer and a semiconductor memory device including the same. The equalizer includes a delay circuit and an inverting circuit. The delay circuit is configured to output, in response to a select signal, one of a delay signal delaying an input signal applied to an input/output node and an inverted signal inverting the input signal. The inverting circuit is configured to invert a signal provided from the delay circuit and output the inverted signal to the input/output node. The equalizer is configured such that when the delay circuit outputs the delay signal, the equalizer operates as an inductive bias circuit amplifying the input signal and outputting the amplified input signal, and when the delay circuit outputs the inverted signal, the equalizer operates as a latch circuit storing and outputting the input signal.Type: ApplicationFiled: January 28, 2014Publication date: August 7, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: Dae-Hyun KIM, Seung-Jun BAE, Kyung-Soo HA
-
Patent number: 8797808Abstract: A semiconductor device includes: a non-volatile memory unit; a data bus configured to transfer data outputted from the non-volatile memory unit; a selection signal generation unit configured to generate a plurality of selection signals based on a clock; and a plurality of latch sets configured to each be enabled in response to a selection signal that corresponds to the latch set among the selection signals and store the data transferred through the data bus.Type: GrantFiled: May 30, 2012Date of Patent: August 5, 2014Assignee: SK Hynix Inc.Inventor: Jeongsu Jeong
-
Publication number: 20140211578Abstract: One or more techniques or systems for boosting a read word line (RWL) or a write word line (WWL) of a two port synchronous random access memory (SRAM) bit cell array are provided herein. In some embodiments, a boosted control block is configured to generate a boosted word line signal configured to operate a RWL, a WWL, or a read write word line (RWWL). In some embodiments, the boosted word line signal includes a first stage and a second stage. For example, the first stage is associated with a first stage voltage level at a positive supply voltage (Vdd) voltage level and the second stage is associated with a second stage voltage level above the Vdd voltage level. In this manner, a read or write operation is boosted for an SRAM bit cell, because the second stage boosts a corresponding transistor in the SRAM bit cell, for example.Type: ApplicationFiled: January 30, 2013Publication date: July 31, 2014Applicant: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yen-Huei Chen, Chih-Yu Lin, Li-Wen Wang, Hung-Jen Liao, Jonathan Tsung-Yung Chang
-
Publication number: 20140198586Abstract: Examples of devices and systems including enabling circuits are described. Two voltage supplies may be used to operate different portions of the devices, including peripheral circuits and I/O circuits. When the voltage supply to the peripheral circuits of one or more devices is disabled, the I/O circuits of that device may be disabled. In some examples, power may advantageously be saved in part by eliminating or reducing a DC current path through the I/O circuits.Type: ApplicationFiled: March 17, 2014Publication date: July 17, 2014Applicant: Micron Technology, Inc.Inventors: Toru Tanzawa, Ali Feiz Zarrin Ghalam
-
Publication number: 20140198585Abstract: A semiconductor memory apparatus includes: a data output signal transmitter configured to receive a data signal and a data mask signal and transmit a data output signal through a global data line, the data output signal being outputted by determining whether the data signal is masked or not; and a write driver configured to receive the data output signal through the global data line and input the received data output signal to a local data line corresponding to the data output signal.Type: ApplicationFiled: March 17, 2014Publication date: July 17, 2014Applicant: SK HYNIX INC.Inventor: Seung Wook KWACK
-
Publication number: 20140198591Abstract: Apparatuses, sense circuits, and methods for controlling a clock signal to a clock tree is described. An example apparatus includes a consecutive write command detection circuit configured to detect whether a next write command is received within a consecutive write command period of a current write command responsive to the current write command provided at an output of the write command register. The example apparatus further includes a clock signal control circuit coupled to the consecutive write command detection circuit and configured to control a clock signal to an input/output (I/O) latch based on whether the consecutive write command detection circuit detects that the next write command is within the consecutive write command period.Type: ApplicationFiled: January 17, 2013Publication date: July 17, 2014Applicant: Micron Technology, Inc.Inventors: Donald M. Morgan, Jongtae Kwak, Jeffrey P. Wright
-
Patent number: 8780652Abstract: In a method, a first edge of a first tracking signal in a first direction of a memory array is generated. A first edge of a second tracking signal in a second direction of the memory array is generated. A first edge of a write-timing control signal is generated based on a slower edge of the first edge the first tracking signal and of the first edge of the second tracking signal. The first edge of the write-timing control signal is used to generate a second edge of the second tracking signal.Type: GrantFiled: March 13, 2012Date of Patent: July 15, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Bing Wang, Kuoyuan (Peter) Hsu, Young Suk Kim
-
Patent number: 8780620Abstract: A memory device having a plurality of cells, each of which stores a value, where the values of the cells are mapped to discrete levels and the discrete levels represent data, is programmed by determining a maximum number of cell levels in the memory device, and determining the set of values that are associated with each of the cell levels. The maximum number of cell levels for the memory device is determined by an adaptive programming system connected to the memory device, based on a plurality of cell values attained by at least one cell of the memory device, in response to voltage applied by the adaptive programming system to the cells of the memory device. The adaptive programming system associates, for each of the cell levels, a different set of cell values of the plurality of cell values attained by the cells to which voltage is applied.Type: GrantFiled: September 20, 2011Date of Patent: July 15, 2014Assignees: The Texas A&M University, California Institute of TechnologyInventors: Anxiao Jiang, Bruck Jehoshua, Zhiying Wang, HongChao Zhou
-
Patent number: 8782350Abstract: Certain embodiments described herein include a memory module having a printed circuit board including at least one connector configured to be operatively coupled to a memory controller of a computer system. The memory module further includes a plurality of memory devices on the printed circuit board and a circuit including a first set of ports operatively coupled to at least one memory device. The circuit further includes a second set of ports operatively coupled to the at least one connector. The circuit includes a switching circuit configured to selectively operatively couple one or more ports of the second set of ports to one or more ports of the first set of ports. Each port of the first set and the second set comprises a correction circuit which reduces noise in one or more signals transmitted between the first set of ports and the second set of ports.Type: GrantFiled: March 5, 2012Date of Patent: July 15, 2014Assignee: Netlist, Inc.Inventors: Hyun Lee, Jayesh R. Bhakta, Jeffrey C. Solomon, Mario Jesus Martinez, Chi-She Chen
-
Publication number: 20140192581Abstract: Systems, methods, and computer program products for programmable reference cell selection for flash memory are disclosed. An exemplary system includes an array of interconnected cells and a flexible decoder. The array is configured to receive a selection signal as input, select a cell based upon the selection signal, and provide an output based on the selected cell. The flexible decoder is configured to receive an input, generate a selection signal based on the input and one or more characteristics of the array of interconnected cells, and provide the selection signal to the array of interconnected cells.Type: ApplicationFiled: January 9, 2013Publication date: July 10, 2014Applicant: Spansion LLCInventors: Michael Achter, Evrim Binboga, Harry Kuo
-
Patent number: 8773932Abstract: A built-in self-test circuit (BIST) applied to a high speed I/O port is provided. The BIST circuit includes a detecting unit, a flag unit and a selecting unit. The detecting unit has a first input terminal for receiving a serial output signal, a second input terminal for receiving a serial enable signal, and an output terminal for generating a detection signal. The flag unit receives the detection signal and generates a flag signal. The selecting unit receives the serial output signal, the serial enable signal and the flag signal. When a reset signal is at a first level, the selecting unit transmits the serial output signal and the serial enable signal to the I/O port. When the reset signal is at a second level, the serial output signal and the serial enable signal possesses a predetermined relationship.Type: GrantFiled: February 1, 2013Date of Patent: July 8, 2014Assignee: MStar Semiconductor, Inc.Inventors: Yu-Lin Chen, Hsian-Feng Liu, Chung-Ching Chen
-
Patent number: 8773893Abstract: A system for charging a low voltage power domain in a low power DRAM includes: a first capacitor, for providing a local domain power voltage supply; a first transistor, coupled to the first capacitor and a voltage supply and turned on by a powerdown signal, the first transistor for decoupling the first capacitor during powerdown mode, and charging the capacitor to provide the local domain power voltage supply when exiting powerdown mode; a second capacitor selectively coupled to the voltage supply or the local domain voltage power supply; and a second transistor, coupled to the second capacitor, the powerdown signal, and the local domain power voltage supply, for decoupling the second capacitor from the local domain power voltage supply during powerdown mode and coupling the second capacitor to the local domain power voltage supply when exiting powerdown mode.Type: GrantFiled: April 15, 2012Date of Patent: July 8, 2014Assignee: Nanya Technology Corp.Inventors: Darin James Daudelin, Adam Bertrand Wilson
-
Publication number: 20140185396Abstract: A memory system includes a semiconductor memory including a storage unit configured to store parameter information in response to a test mode signal and to output the stored parameter information in response to a parameter request signal, and a memory controller configured to provide the parameter request signal to the semiconductor memory and receive the parameter information from the semiconductor memory device.Type: ApplicationFiled: March 16, 2013Publication date: July 3, 2014Applicant: SK HYNIX INC.Inventors: Hee-Jin BYUN, Ki-Chang KWEAN
-
Patent number: 8767502Abstract: Disclosed herein is a semiconductor device that includes an access control circuit generating an internal command based on a verification result signal and an external command. The external command indicates at least one of a first command that enables the access control circuit to access a first circuit and a second command that enables the access control circuit not to access the first circuit or enables the access control circuit to maintain a current state of the first circuit. The access control circuit, when the verification result signal indicates a first logic level, generates the internal command based on the external command. The access control circuit, when the verification result signal indicates a second logic level, generates the internal command that corresponds to a second command even if the external command indicates a first command.Type: GrantFiled: September 14, 2012Date of Patent: July 1, 2014Inventor: Chikara Kondo
-
Patent number: 8767483Abstract: Electronic apparatus and fabrication of the electronic apparatus that includes detection of the majority of values in a plurality of data bits may be used in a variety of applications. Embodiments include application of majority bit detection to process data bits in a device for further analysis in the device based on the results of the majority bit detection. In an embodiment, such further processing in a memory device after majority bit detection may include data bit inversion prior to outputting the data from the memory device.Type: GrantFiled: November 21, 2011Date of Patent: July 1, 2014Assignee: Micron Technology, Inc.Inventors: Jason M. Brown, Venkatraghavan Bringivijayaraghavan
-
Publication number: 20140177360Abstract: A device and method for controlling self-refresh is disclosed, which reduces current when a semiconductor device stays in a self-refresh operation. The device for controlling self-refresh includes: a bulk voltage controller configured to combine an idle signal indicating an active termination state of a bank and a self-refresh signal so as to generate a control signal for controlling a bulk voltage, a bulk voltage driver configured to vary a level of the bulk voltage in response to the control signal, and output the bulk voltage with a different level, and a refresh controller configured to output the self-refresh active signal upon receiving the bulk voltage as a bulk bias voltage.Type: ApplicationFiled: March 18, 2013Publication date: June 26, 2014Applicant: SK hynix Inc.Inventors: Nam Kyu JANG, Young Geun CHOI
-
Patent number: 8760948Abstract: A read tracking system and method for advanced memory devices are provided. The read tracking system and method include tracking multiple tracking bit cells in multiple segments and columns to incorporate device performance variation of bit cells in the memory array. The tracking path mimics the worst-case read path with some built-in margins to sufficiently and efficiently cover the read times of bit cells in a memory array without unnecessarily sacrificing the read speed performance of the memory array. A number of tracking cells may be placed at different segments and both sides of the memory array to cover read time variation across memory array.Type: GrantFiled: September 26, 2012Date of Patent: June 24, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Derek C. Tao, Bing Wang, Kuoyuan (Peter) Hsu, Jacklyn Victoria Chang, Young Suk Kim
-
Patent number: 8760945Abstract: During a command/address calibration mode, a memory controller may transmit multiple cycles of test patterns as signals to a memory device. Each cycle of test pattern signals may be transmitted at an adjusted relative phase with respect to a clock also transmitted to the memory device. The memory device may input the test pattern signals at a timing determined by the clock, such as rising and/or falling edges of the clock. The test pattern as input by the memory device may be sent to the memory controller to determine if the test pattern was successfully transmitted to the memory device during the cycle. Multiple cycles of test pattern transmissions are evaluated to determine a relative phase of command/address signals with respect to the clock for transmission during operation of the system.Type: GrantFiled: March 26, 2012Date of Patent: June 24, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Young-Jin Jeon
-
Patent number: 8760947Abstract: A method of protecting software for embedded applications against unauthorized access. Software to be protected is loaded into a protected memory area. Access to the protected memory area is controlled by sentinel logic circuitry. The sentinel logic circuitry allows access to the protected memory area from only either within the protected memory area or from outside of the protected memory area but through a dedicated memory location within the protected memory area. The dedicated memory location then points to protected address locations within the protected memory area.Type: GrantFiled: March 19, 2012Date of Patent: June 24, 2014Assignee: Texas Instruments IncorporatedInventor: Johann Zipperer
-
Patent number: 8760901Abstract: A semiconductor device includes a first controlled chip and a control chip stacked therewith. The first controlled chip includes a first circuit outputting a data signal in response to a synchronization signal, an input/output circuit outputting the data signal to a data terminal in synchronization with a delayed synchronization signal, and a replica circuit replicating an output circuit and outputting a replica signal to a first replica terminal in synchronization with the delayed synchronization signal. The control chip includes a first control circuit outputting a synchronization signal and receiving a data signal, a delay adjustment circuit delaying the synchronization signal and outputting the same as a delayed synchronization signal, a phase comparator circuit comparing the phases of the replica signal and the synchronization signal, and a delay control circuit controlling the delay amount of the delay adjustment circuit based on a comparison result of the phase comparator circuit.Type: GrantFiled: October 15, 2012Date of Patent: June 24, 2014Inventor: Yoshiro Riho
-
Patent number: 8760944Abstract: A memory component has a signaling interface, data input/output (I/O) circuitry and command/address (CA) circuitry. The signaling interface includes an on-die terminated data I/O and an unterminated CA input. The data I/O circuitry is dedicated to sampling write data bits at the data I/O timed by a strobe signal and to transmitting read data bits timed by a first clock signal, each of the write and read data bits being valid for a bit time at the data I/O. The CA circuitry samples CA signals at the CA input in response to both rising-edge and falling-edge transitions of a second clock signal, the CA signals indicating read and write operations to be performed within the memory component.Type: GrantFiled: June 21, 2013Date of Patent: June 24, 2014Assignee: Rambus Inc.Inventors: Frederick A. Ware, Ely K. Tsern, Richard E. Perego, Craig E. Hampel
-
Publication number: 20140169106Abstract: A negative bitline write assist circuit includes a bias capacitor configured to facilitate driving the capacitance of a bitline. The negative bitline write assist circuit may be modularly replicated within a circuit to change the amount of negative voltage on the bitline during write operations. The bitline write assist circuit may be coupled directly to the bitline, removing the need to add a pull-down transistor to the write driver.Type: ApplicationFiled: March 15, 2012Publication date: June 19, 2014Inventors: Pramod Kolar, John Riley, Gunjan Pandya
-
Publication number: 20140169111Abstract: A method for carrying out read and write operations in a synchronous memory device having a shared I/O, includes receiving a read command directed to a first internal memory bank during a first timeslot, activating the first internal memory bank to access read data at a read address requested by the read command, receiving a write command directed to a second internal memory bank during a second timeslot later than the first timeslot, determining whether a data collision between the read data for output to the shared I/O with normal read latency and write data to be received on the shared I/O with normal write latency would occur, and receiving the write data on the shared I/O with the normal write latency during a third timeslot later than the second timeslot.Type: ApplicationFiled: February 10, 2014Publication date: June 19, 2014Applicant: Elpida Memory, Inc.Inventors: Kazuhiko Kajigaya, Tomonori Sekiguchi, Kazuo Ono
-
Publication number: 20140169110Abstract: Synchronization is provided in a memory system. During memory write operations a timing reference signal is transmitted with control signals to a memory device, and a calibration signal is received from the memory device. An internal clock signal is adjusted based on the calibration signal, and a data signal is then transmitted according to the internal clock. In this manner, the data is synchronized such that the data is accurately sampled according to the local clock signal.Type: ApplicationFiled: May 21, 2013Publication date: June 19, 2014Inventors: Jade M. Kizer, John M. Wilson, John Eble, III, Frederick A. Ware
-
Publication number: 20140169112Abstract: A semiconductor memory system configured to exchange signals through channels may include a memory control device configured to have a plurality of channels, a plurality of memory devices configured to be connected to each of the plurality of channels, wherein the plurality of channels share at least one of the plurality of memory devices.Type: ApplicationFiled: March 14, 2013Publication date: June 19, 2014Applicant: SK HYNIX INC.Inventors: Chun-Seok JEONG, Jae-Jin LEE
-
Publication number: 20140169109Abstract: Described is an apparatus which comprises: a memory cell with a data port; and a logic gate, coupled to the data port of the memory cell, to generate a data word-line signal according to data on the data port and an asynchronous word-line signal, wherein the logic gate is operable to gate data on the data port during low power mode.Type: ApplicationFiled: December 14, 2012Publication date: June 19, 2014Inventor: Eric Kwesi Donkoh