Iii-v Compound Semiconductor Patents (Class 438/604)
-
Patent number: 8697564Abstract: A method of manufacturing a GaN-based film includes the steps of preparing a composite substrate, the composite substrate including a support substrate in which a coefficient of thermal expansion in its main surface is more than 0.8 time and less than 1.0 time as high as a coefficient of thermal expansion of GaN crystal in a direction of a axis and a single crystal film arranged on a main surface side of the support substrate, the single crystal film having threefold symmetry with respect to an axis perpendicular to a main surface of the single crystal film, and forming a GaN-based film on the main surface of the single crystal film in the composite substrate, the single crystal film in the composite substrate being an SiC film. Thus, a method of manufacturing a GaN-based film capable of manufacturing a GaN-based film having a large main surface area and less warpage without crack being produced in a substrate is provided.Type: GrantFiled: October 28, 2011Date of Patent: April 15, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Shinsuke Fujiwara, Koji Uematsu, Yoshiyuki Yamamoto, Issei Satoh
-
Patent number: 8680586Abstract: A semiconductor light emitting device including: a substrate made of GaAs; and a semiconductor layer formed on the substrate, in which part of the substrate on a side opposite to the semiconductor layer is removed by etching so that the semiconductor light emitting device has a thickness of not more than 60 ?m.Type: GrantFiled: January 4, 2008Date of Patent: March 25, 2014Assignee: ROHM Co., Ltd.Inventors: Tadahiro Hosomi, Kentaro Mineshita
-
Patent number: 8674398Abstract: There are provided a group III nitride semiconductor light emitting device which is constituted of a substrate, an intermediate layer formed thereon having a favorable level of orientation properties, and a group III nitride semiconductor formed thereon having a favorable level of crystallinity, and having excellent levels of light emitting properties and productivity; a production method thereof; and a lamp, the group III nitride semiconductor light emitting device configured so that at least an intermediate layer 12 composed of a group III nitride compound is laminated on a substrate 11, and an n-type semiconductor layer 14 having a base layer 14a, a light emitting layer 15 and a p-type semiconductor layer 16 are sequentially laminated on the intermediate layer 12, wherein when components are separated, based on a peak separation technique using an X-ray rocking curve of the intermediate layer 12, into a broad component having the full width at half maximum of 720 arcsec or more and a narrow component,Type: GrantFiled: July 3, 2008Date of Patent: March 18, 2014Assignee: Toyoda Gosei Co., Ltd.Inventors: Hiroaki Kaji, Hisayuki Miki
-
Patent number: 8658527Abstract: A method of manufacturing a GaN-based film includes the steps of preparing a composite substrate, the composite substrate including a support substrate in which a coefficient of thermal expansion in its main surface is more than 0.8 time and less than 1.0 time as high as a coefficient of thermal expansion of GaN crystal in a direction of a axis and a single crystal film arranged on a main surface side of the support substrate, the single crystal film having threefold symmetry with respect to an axis perpendicular to a main surface of the single crystal film, and forming a GaN-based film on the main surface of the single crystal film in the composite substrate, the single crystal film in the composite substrate being an SiC film. Thus, a method of manufacturing a GaN-based film capable of manufacturing a GaN-based film having a large main surface area and less warpage without crack being produced in a substrate is provided.Type: GrantFiled: October 28, 2011Date of Patent: February 25, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Shinsuke Fujiwara, Koji Uematsu, Yoshiyuki Yamamoto, Issei Satoh
-
Patent number: 8658482Abstract: The compound semiconductor device comprises an i-GaN buffer layer 12 formed on an SiC substrate 10; an n-AlGaN electron supplying layer 16 formed on the i-GaN buffer layer 12; an n-GaN cap layer 18 formed on the n-AlGaN electron supplying layer 16; a source electrode 20 and a drain electrode 22 formed on the n-GaN cap layer 18; a gate electrode 26 formed on the n-GaN cap layer 18 between the source electrode 20 and the drain electrode 22; a first protection layer 24 formed on the n-GaN cap layer 18 between the source electrode 20 and the drain electrode 22; and a second protection layer 30 buried in an opening 28 formed in the first protection layer 24 between the gate electrode 26 and the drain electrode 22 down to the n-GaN cap layer 18 and formed of an insulation film different from the first protection layer.Type: GrantFiled: December 22, 2010Date of Patent: February 25, 2014Assignee: Fujitsu LimitedInventor: Toshihide Kikkawa
-
Patent number: 8652958Abstract: A vertical geometry light emitting diode with a strain relieved superlattice layer on a substrate comprising doped AlXInYGa1-X-YN. A first doped layer is on the strain relieved superlattice layer AlXInYGa1-X-YN and the first doped layer has a first conductivity. A multilayer quantum well is on the first doped layer comprising alternating layers quantum wells and barrier layers. The multilayer quantum well terminates with a barrier layer on each side thereof. A second doped layer is on the quantum well wherein the second doped layer comprises AlXInYGa1-X-YN and said second doped layer has a different conductivity than said first doped layer. A contact layer is on the third doped layer and the contact layer has a different conductivity than the third doped layer. A metallic contact is in a vertical geometry orientation.Type: GrantFiled: September 7, 2011Date of Patent: February 18, 2014Assignee: Nitek, Inc.Inventor: Asif Khan
-
Patent number: 8652959Abstract: A complementary metal oxide semiconductor (CMOS) device in which a single InxGa1-xSb quantum well serves as both an n-channel and a p-channel in the same device and a method for making the same. The InxGa1-xSb layer is part of a heterostructure that includes a Te-delta doped AlyGa1-ySb layer above the InxGa1-xSb layer on a portion of the structure. The portion of the structure without the Te-delta doped AlyGa1-ySb barrier layer can be fabricated into a p-FET by the use of appropriate source, gate, and drain terminals, and the portion of the structure retaining the Te-delta doped AlyGa1-ySb layer can be fabricated into an n-FET so that the structure forms a CMOS device, wherein the single InxGa1-xSb quantum well serves as the transport channel for both the n-FET portion and the p-FET portion of the heterostructure.Type: GrantFiled: February 1, 2013Date of Patent: February 18, 2014Assignee: The United States of America, as represented by the Secretary of the NavyInventors: Brian R. Bennett, John Bradley Boos, Mario Ancona, James G. Champlain, Nicolas A. Papanicolaou
-
Patent number: 8648459Abstract: A nitride based semiconductor package includes a nitride based semiconductor device, a package substrate, and a bonding substrate. The semiconductor device includes, on a surface thereof, a first electrode pattern having a source electrode, a drain electrode and a gate electrode. The bonding substrate includes, on a first surface thereof, a second electrode pattern corresponding to the first electrode pattern, and at least one first groove pattern. The first groove pattern exposes the second electrode pattern. The first electrode pattern is received in the at least one first groove pattern. The second electrode pattern is bonded to the first electrode pattern received in the at least one first groove pattern. A second surface of the bonding substrate is bonded to the package substrate.Type: GrantFiled: September 6, 2012Date of Patent: February 11, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Jae Hoon Lee
-
Patent number: 8643024Abstract: A method for growing reduced defect density planar gallium nitride (GaN) films is disclosed. The method includes the steps of (a) growing at least one silicon nitride (SiNx) nanomask layer over a GaN template, and (b) growing a thickness of a GaN film on top of the SiNx nanomask layer.Type: GrantFiled: December 20, 2011Date of Patent: February 4, 2014Assignee: The Regents of the University of CaliforniaInventors: Arpan Chakraborty, Kwang-Choong Kim, James S. Speck, Steven P. DenBaars, Umesh K. Mishra
-
Patent number: 8633569Abstract: III-N material grown on a silicon substrate includes a single crystal rare earth oxide layer positioned on a silicon substrate. The rare earth oxide is substantially crystal lattice matched to the surface of the silicon substrate. A first layer of III-N material is positioned on the surface of the rare earth oxide layer. An inter-layer of aluminum nitride (AlN) is positioned on the surface of the first layer of III-N material and an additional layer of III-N material is positioned on the surface of the inter-layer of aluminum nitride. The inter-layer of aluminum nitride and the additional layer of III-N material are repeated n-times to reduce or engineer strain in a final III-N layer.Type: GrantFiled: January 16, 2013Date of Patent: January 21, 2014Assignee: Translucent, Inc.Inventors: Erdem Arkun, Michael Lebby, Andrew Clark, Rytis Dargis
-
Patent number: 8617976Abstract: A method of forming an integrated circuit structure includes providing a substrate, and epitaxially growing a first semiconductor layer over the substrate. The first semiconductor layer includes a first III-V compound semiconductor material formed of group III and group V elements. The method further includes forming a gate structure on the first semiconductor layer, and forming a gate spacer on at least one sidewall of the gate structure. After the step of forming the gate structure, a second semiconductor layer including a second III-V compound semiconductor material is epitaxially grown on the first semiconductor layer.Type: GrantFiled: November 10, 2009Date of Patent: December 31, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hsin Ko, Clement Hsingjen Wann
-
Publication number: 20130334666Abstract: Described herein is a method for growing indium nitride (InN) materials by growing hexagonal and/or cubic InN using a pulsed growth method at a temperature lower than 300° C. Also described is a material comprising InN in a face-centered cubic lattice crystalline structure having an NaCl type phase.Type: ApplicationFiled: June 13, 2013Publication date: December 19, 2013Applicant: The Government of the United Stated of America, as represented by the Secretary of the NavyInventors: Neeraj Nepal, Charles R. Eddy, JR., Nadeemmullah A. Mahadik, Syed B. Qadri, Michael J. Mehl
-
Patent number: 8609517Abstract: A device includes providing a silicon substrate; annealing the silicon substrate at a first temperature higher than about 900° C.; and lowering a temperature of the silicon substrate from the first temperature to a second temperature. A temperature lowering rate during the step of lowering the temperature is greater than about 1° C./second. A III-V compound semiconductor region is epitaxially grown on a surface of the silicon substrate using metal organic chemical vapor deposition (MOCVD).Type: GrantFiled: June 11, 2010Date of Patent: December 17, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Clement Hsingjen Wann, Chih-Hsin Ko, Cheng-Hsien Wu
-
Patent number: 8609518Abstract: A method of forming an n-type metal-oxide-semiconductor (NMOS) field-effect transistor (FET) includes forming a silicon germanium layer, and forming a silicon layer over the silicon germanium layer. A gate stack is formed over the silicon layer. The silicon layer is recessed to form a recess adjacent the gate stack. A silicon-containing semiconductor region is epitaxially grown in the recess to form a source/drain stressor, wherein the silicon-containing semiconductor region forms a source/drain region the NMOS FET.Type: GrantFiled: July 22, 2011Date of Patent: December 17, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Clement Hsingjen Wann, Chih-Hsin Ko, Yao-Tsung Huang, Cheng-Ying Huang
-
Patent number: 8592298Abstract: A method for fabricating edge termination structures in gallium nitride (GaN) materials includes providing a n-type GaN substrate having a first surface and a second surface, forming an n-type GaN epitaxial layer coupled to the first surface of the n-type GaN substrate, and forming a growth mask coupled to the n-type GaN epitaxial layer. The method further includes patterning the growth mask to expose at least a portion of the n-type GaN epitaxial layer, and forming at least one p-type GaN epitaxial structure coupled to the at least a portion of the n-type GaN epitaxial layer. The at least one p-type GaN epitaxial structure comprises at least one portion of an edge termination structure. The method additionally includes forming a first metal structure electrically coupled to the second surface of the n-type GaN substrate.Type: GrantFiled: December 22, 2011Date of Patent: November 26, 2013Assignee: Avogy, Inc.Inventors: Linda Romano, David P. Bour, Andrew Edwards, Hui Nie, Isik C. Kizilyalli, Richard J. Brown, Thomas R. Prunty
-
Patent number: 8580670Abstract: A method of producing a thin film using plasma enhanced chemical vapor deposition, including the steps of supplying a cation species to a substrate region when there is at most a relatively low flux of a plasma based anion species in the substrate region, and supplying the plasma based anion species to the substrate region when there is at most a relatively low flux of the cation species in the substrate region. This enables delivery of gaseous reactants to be separated in time in PECVD and/or RPECVD based film growth systems, which provides a significant reduction in the formation of dust particles for these plasma based film growth techniques.Type: GrantFiled: February 10, 2010Date of Patent: November 12, 2013Inventor: Kenneth Scott Alexander Butcher
-
Patent number: 8575004Abstract: The present invention related to a lift-off structure adapted to a substrate having a photoelectric device, the structure comprising: a buffer layer, forming on the substrate; an upper sacrificial layer, forming on the buffer layer; an etch stop layer, forming on the upper sacrificial layer, and the photoelectric device structure forming on the etch stop layer.Type: GrantFiled: October 14, 2011Date of Patent: November 5, 2013Assignee: Institute of Nuclear Energy Research Atomic Energy Council, Executive YuanInventors: Yu-Li Tsai, Chih-Hung Wu, Jei-Li Ho, Chao-Huei Huang, Min-De Yang
-
Patent number: 8569794Abstract: A Group III nitride semiconductor device of the present invention is obtained by laminating at least a buffer layer (12) made of a Group III nitride compound on a substrate (11), wherein the buffer layer (12) is made of AlN, and a lattice constant of a-axis of the buffer layer (12) is smaller than a lattice constant of a-axis of AlN in a bulk state.Type: GrantFiled: March 6, 2009Date of Patent: October 29, 2013Assignee: Toyoda Gosei Co., Ltd.Inventors: Hisayuki Miki, Yasunori Yokoyama
-
Patent number: 8552531Abstract: A nitride-based compound semiconductor includes an atom of at least one group-III element selected from the group consisting of Al, Ga, In, and B, a nitrogen atom, and a metal atom that forms a compound by bonding with an interstitial atom of the at least one group-III element. The metal atom is preferably iron or nickel. A doping concentration of the metal atom is preferably equal to a concentration of the interstitial atom of the at least one group-III element.Type: GrantFiled: July 12, 2011Date of Patent: October 8, 2013Assignee: Advanced Power Device Research AssociationInventor: Masayuki Iwami
-
Patent number: 8545736Abstract: Disclosed herein is a method for the preparation of metal phosphide nanocrystals using a phosphite compound as a phosphorous precursor. More specifically, disclosed herein is a method for preparing metal phosphide nanocrystals by reacting a metal precursor with a phosphite compound in a solvent. A method is also provided for passivating a metal phosphide layer on the surface of a nanocrystal core by reacting a metal precursor with a phosphite compound in a solvent. The metal phosphide nanocrystals have uniform particle sizes and various shapes.Type: GrantFiled: July 24, 2012Date of Patent: October 1, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Shin Ae Jun, Eun Joo Jang, Jung Eun Lim
-
Patent number: 8536043Abstract: Embodiments of this invention provide a method to fabricate an electrical contact. The method includes providing a substrate of a compound Group III-V semiconductor material having at least one electrically conducting doped region adjacent to a surface of the substrate. The method further includes fabricating the electrical contact to the at least one electrically conducting doped region by depositing a single crystal layer of germanium over the surface of the substrate so as to at least partially overlie the at least one electrically conducting doped region, converting the single crystal layer of germanium into a layer of amorphous germanium by implanting a dopant, forming a metal layer over exposed surfaces of the amorphous germanium layer, and performing a metal-induced crystallization (MIC) process on the amorphous germanium layer having the overlying metal layer to convert the amorphous germanium layer to a crystalline germanium layer and to activate the implanted dopant.Type: GrantFiled: January 31, 2011Date of Patent: September 17, 2013Assignee: International Business Machines CorporationInventors: Jeehwan Kim, Jin-Hong Park, Devendra Sadana, Kuen-Ting Shiu
-
Patent number: 8519538Abstract: The present disclosure provides methods for forming semiconductor devices with laser-etched vias and apparatus including the same. In one embodiment, a method of fabricating a semiconductor device includes providing a substrate having a frontside and a backside, and providing a layer above the frontside of the substrate, the layer having a different composition from the substrate. The method further includes controlling a laser power and a laser pulse number to laser etch an opening through the layer and at least a portion of the frontside of the substrate, filling the opening with a conductive material to form a via, removing a portion of the backside of the substrate to expose the via, and electrically coupling a first element to a second element with the via. A semiconductor device fabricated by such a method is also disclosed.Type: GrantFiled: April 28, 2010Date of Patent: August 27, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsing-Kuo Hsia, Chih-Kuang Yu, Ching-Hua Chiu, Troy Wu
-
Patent number: 8492261Abstract: A method for manufacturing a III-V CMOS device is disclosed. The device includes a first and second main contact and a control contact. In one aspect, the method includes providing the control contact by using damascene processing. The method thus allows obtaining a control contact with a length of between about 20 nm and 5 ?m and with good Schottky behavior. Using low-resistive materials such as Cu allows reducing the gate resistance thus improving the high-frequency performance of the III-V CMOS device.Type: GrantFiled: January 19, 2010Date of Patent: July 23, 2013Assignee: IMECInventors: Marleen Van Hove, Joff Derluyn
-
Patent number: 8492185Abstract: A method for fabricating large-area nonpolar or semipolar GaN wafers with high quality, low stacking fault density, and relatively low dislocation density is described. The wafers are useful as seed crystals for subsequent bulk growth or as substrates for LEDs and laser diodes.Type: GrantFiled: July 13, 2012Date of Patent: July 23, 2013Assignee: Soraa, Inc.Inventors: Mark P. D'Evelyn, James Speck, William Houck, Mathew Schmidt, Arpan Chakraborty
-
Patent number: 8486193Abstract: Methods of depositing a III-V semiconductor material on a substrate include sequentially introducing a gaseous precursor of a group III element and a gaseous precursor of a group V element to the substrate by altering spatial positioning of the substrate with respect to a plurality of gas columns. For example, the substrate may be moved relative to a plurality of substantially aligned gas columns, each disposing a different precursor. Thermalizing gas injectors for generating the precursors may include an inlet, a thermalizing conduit, a liquid container configured to hold a liquid reagent therein, and an outlet. Deposition systems for forming one or more III-V semiconductor materials on a surface of the substrate may include one or more such thermalizing gas injectors configured to direct the precursor to the substrate via the plurality of gas columns.Type: GrantFiled: January 25, 2012Date of Patent: July 16, 2013Assignee: SoitecInventor: Christiaan J. Werkhoven
-
Patent number: 8481376Abstract: Methods of fabricating transistor in which a first Group III nitride layer is formed on a substrate in a reactor, and a second Group III nitride layer is formed on the first Group III nitride layer. An insulating layer such as, for example, a silicon nitride layer is formed on the second Group III nitride layer in-situ in the reactor. The substrate including the first Group III nitride layer, the second group III nitride layer and the silicon nitride layer is removed from the reactor, and the silicon nitride layer is patterned to form a first contact hole that exposes a first contact region of the second Group III nitride layer. A metal contact is formed on the first contact region of the second Group III nitride layer.Type: GrantFiled: January 20, 2011Date of Patent: July 9, 2013Assignee: Cree, Inc.Inventors: Adam William Saxler, Scott T. Sheppard
-
Patent number: 8481344Abstract: Apparatus and methods for evaporating metal onto semiconductor wafers are disclosed. One such apparatus can include an evaporation chamber that includes a wafer holder, such as a dome, and a test wafer holder that is separate and spaced apart from the wafer holder. In certain implementations, the test wafer can be coupled to a cross beam supporting at least one shaper. A metal can be evaporated onto production wafers positioned in the wafer holder while metal is evaporated on a test wafer positioned in a test wafer holder. In some instances, the production wafers can be GaAs wafers. The test wafer can be used to make a quality assessment about the production wafers.Type: GrantFiled: July 8, 2011Date of Patent: July 9, 2013Assignee: Skyworks Solutions, Inc.Inventors: Lam T. Luu, Shiban K. Tiku, Richard S. Bingle, Jens A. Riege, Heather L. Knoedler, Daniel C. Weaver
-
Patent number: 8476158Abstract: A GaN substrate storage method of storing, within an atmosphere in which the oxygen concentration is not greater than 15 vol. % and the water-vapor concentration is not greater than 20 g/m3, a GaN substrate (1) having a planar first principal face (1m), and whose plane orientation in an arbitrary point (P) along the first principal face (1m) and separated 3 mm or more from the outer edge thereof has an off-inclination angle ?? of ?10° or more, 10° or less with respect to the plane orientation of an arbitrarily designated crystalline plane (1a) that is inclined 50° or more, 90° or less with respect to a plane (1c), being either the (0001) plane or the (000 1) plane, through the arbitrary point. In this way a method of storing GaN substrates whose principal-face plane orientation is other than (0001) or (000 1), with which semiconductor devices of favorable properties can be manufactured is made available.Type: GrantFiled: July 22, 2011Date of Patent: July 2, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Hideyuki Ijiri, Seiji Nakahata
-
Patent number: 8470626Abstract: Exemplary embodiments of the present invention relate to a method of fabricating a light emitting diode (LED). According to an exemplary embodiment of the present invention, the method includes growing a first GaN-based semiconductor layer on a substrate at a first temperature by supplying a chamber with a nitride source gas and a first metal source gas, stopping the supply of the first metal source gas and maintaining the first temperature for a first time period after stopping the supply of the first metal source gas, decreasing the temperature of the substrate to the a second temperature after the first time period elapses, growing an active layer of the first GaN-based semiconductor layer at the second temperature by supplying the chamber with a second metal source gas.Type: GrantFiled: June 1, 2011Date of Patent: June 25, 2013Assignee: Seoul Opto Device Co., Ltd.Inventors: Kwang Joong Kim, Chang Suk Han, Seung Kyu Choi, Ki Bum Nam, Nam Yoon Kim, Kyung Hae Kim, Ju Hyung Yoon
-
Patent number: 8435880Abstract: In a method for manufacturing a semiconductor device, the method includes the step of growing a nitride-based III-V compound semiconductor layer, which forms a device structure, directly on a substrate without growing a buffer layer, the substrate being made of a material with a hexagonal crystal structure and having a principal surface that is oriented off at an angle of not less than ?0.5° and not more than 0° from an R-plane with respect to a direction of a C-axis.Type: GrantFiled: October 18, 2010Date of Patent: May 7, 2013Assignee: Sony CorporationInventors: Akira Ohmae, Kota Tokuda, Masayuki Arimochi, Nobuhiro Suzuki, Michinori Shiomi, Tomonori Hino, Katsunori Yanashima
-
Patent number: 8435879Abstract: Group III (Al, Ga, In)N single crystals, articles and films useful for producing optoelectronic devices (such as light emitting diodes (LEDs), laser diodes (LDs) and photodetectors) and electronic devices (such as high electron mobility transistors (HEMTs)) composed of III-V nitride compounds, and methods for fabricating such crystals, articles and films.Type: GrantFiled: November 30, 2006Date of Patent: May 7, 2013Assignee: Kyma Technologies, Inc.Inventors: Andrew D. Hanser, Lianghong Liu, Edward A. Preble, Denis Tsvetkov, Nathaniel Mark Williams, Xueping Xu
-
Patent number: 8431476Abstract: A method of preventing surface decomposition of a III-V compound semiconductor is provided. The method includes forming a silicon film having a thickness from 10 ? to 400 ? on a surface of an III-V compound semiconductor. After forming the silicon film onto the surface of the III-V compound semiconductor, a high performance semiconductor device including, for example, a MOSFET, can be formed on the capped/passivated III-V compound semiconductor. During the MOSFET fabrication, a high k dielectric can be formed on the capped/passivated III-V compound semiconductor and thereafter, activated source and drain regions can be formed into the III-V compound semiconductor.Type: GrantFiled: August 9, 2012Date of Patent: April 30, 2013Assignee: International Business Machines CorporationInventors: Joel P. de Souza, Keith E. Fogel, Edward W. Kiewra, Steven J. Koester, Christopher C. Parks, Devendra K. Sadana, Shahab Siddiqui
-
Patent number: 8431475Abstract: One embodiment of the present invention provides a method for fabricating a group III-V nitride structure with an ohmic-contact layer. The method involves fabricating a group III-V nitride structure with a p-type layer. The method further involves depositing an ohmic-contact layer on the p-type layer without first annealing the p-type layer. The method also involves subsequently annealing the p-type layer and the ohmic-contact layer in an annealing chamber at a predetermined temperature for a predetermined period of time, thereby reducing the resistivity of the p-type layer and the ohmic contact in a single annealing process.Type: GrantFiled: August 31, 2007Date of Patent: April 30, 2013Assignee: Lattice Power (Jiangxi) CorporationInventors: Fengyi Jiang, Li Wang, Wenqing Fang, Chunlan Mo
-
Patent number: 8415772Abstract: A method of preventing surface decomposition of a III-V compound semiconductor is provided. The method includes forming a silicon film having a thickness from 10 ? to 400 ? on a surface of an III-V compound semiconductor. After forming the silicon film onto the surface of the III-V compound semiconductor, a high performance semiconductor device including, for example, a MOSFET, can be formed on the capped/passivated III-V compound semiconductor. During the MOSFET fabrication, a high k dielectric can be formed on the capped/passivated III-V compound semiconductor and thereafter, activated source and drain regions can be formed into the III-V compound semiconductor.Type: GrantFiled: August 9, 2012Date of Patent: April 9, 2013Assignee: International Business Machines CorporationInventors: Joel P. de Souza, Keith E. Fogel, Edward W. Kiewra, Steven J. Koester, Christopher C. Parks, Devendra K. Sadana, Shahab Siddiqui
-
Patent number: 8415180Abstract: Provided is a method for fabricating a wafer product including an active layer grown on a gallium oxide substrate and allowing an improvement in emission intensity. In step S105, a buffer layer 13 comprised of a Group III nitride such as GaN, AlGaN, or AlN is grown at 600 Celsius degrees on a primary surface 11a of a gallium oxide substrate 11. After the growth of the buffer layer 13, while supplying a gas G2, which contains hydrogen and nitrogen, into a growth reactor 10, the gallium oxide substrate 11 and the buffer layer 13 are exposed to an atmosphere in the growth reactor 11 at 1050 Celsius degrees. A Group III nitride semiconductor layer 15 is grown on the modified buffer layer. The modified buffer layer includes, for example, voids. The Group III nitride semiconductor layer 15 can be comprised of GaN and AlGaN. When the Group III nitride semiconductor layer 15 is formed of these materials, excellent crystal quality is obtained on the modified buffer layer 14.Type: GrantFiled: March 1, 2010Date of Patent: April 9, 2013Assignees: Sumitomo Electric Industries, Ltd., Koha Co., Ltd.Inventors: Shin Hashimoto, Katsushi Akita, Kensaku Motoki, Shinsuke Fujiwara, Hideaki Nakahata
-
Patent number: 8399367Abstract: The disclosure provides a process to anneal group III-V metal nitride crystals, wafers, epitaxial layers, and epitaxial films to reduce nitrogen vacancies. In particular, the disclosure provides a process to perform slow annealing of the group III-V metal nitrides in a high temperature and high pressure environment.Type: GrantFiled: June 28, 2011Date of Patent: March 19, 2013Assignee: Nitride Solutions, Inc.Inventor: Jason Schmitt
-
Patent number: 8395263Abstract: According to one embodiment, a semiconductor light emitting device includes a stacked structural body, a first, a second and a third conductive layer. The stacked structural body includes first and second semiconductors and a light emitting layer provided therebetween. The second semiconductor layer is disposed between the first conductive layer and the light emitting layer. The first conductive layer is transparent. The first conductive layer has a first major surface on a side opposite to the second semiconductor layer. The second conductive layer is in contact with the first major surface. The third conductive layer is in contact with the first major surface and has a reflectance higher than a reflectance of the second conductive layer. The third conductive layer includes an extending part extending in parallel to the first major surface. At least a portion of the extending part is not covered by the second conductive layer.Type: GrantFiled: February 17, 2011Date of Patent: March 12, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Taisuke Sato, Toshiyuki Oka, Koichi Tachibana, Shinya Nunoue
-
Patent number: 8395184Abstract: A semiconductor apparatus includes a cubic silicon carbide single crystal thin film of a multilayer structure including an AlxGa1-xAs (0.6>x?0) layer and a cubic silicon carbide single crystal layer. The apparatus also includes a substrate on which a metal layer is formed. The multilayer structure is bonded to a surface of the metal layer with the AlxGa1-xAs (0.6>x?0) in direct contact with the metal layer.Type: GrantFiled: June 6, 2012Date of Patent: March 12, 2013Assignee: Oki Data CorporationInventors: Mitsuhiko Ogihara, Masaaki Sakuta
-
Patent number: 8383438Abstract: One embodiment of the present invention provides a method for fabricating light-emitting diodes. The method includes etching grooves on a growth substrate, thereby creating mesas on the growth substrate. The method further includes fabricating on each of the mesas an indium gallium aluminum nitride (InGaAlN) multilayer structure which contains a p-type layer, a multi-quantum-well layer, and an n-type layer. In addition, the method includes depositing one or more metal substrate layers on top of the InGaAlN multilayer structure. Moreover, the method includes removing the growth substrate. Furthermore, the method includes creating electrodes on both sides of the InGaAlN multilayer structure, thereby resulting in a vertical-electrode configuration.Type: GrantFiled: August 19, 2008Date of Patent: February 26, 2013Assignee: Lattice Power (JIANGXI) CorporationInventors: Chuanbing Xiong, Fengyi Jiang, Li Wang, Wenqing Fang, Guping Wang, Shaohua Zhang
-
Patent number: 8357607Abstract: A nitride-based semiconductor light-emitting device 100 includes a GaN substrate 10, of which the principal surface is an m-plane 12, a semiconductor multilayer structure 20 that has been formed on the m-plane 12 of the GaN-based substrate 10, and an electrode 30 arranged on the semiconductor multilayer structure 20. The electrode 30 includes an Mg alloy layer 32 which is formed of Mg and a metal selected from a group consisting of Pt, Mo, and Pd. The Mg alloy layer 32 is in contact with a surface of a p-type semiconductor region of the semiconductor multilayer structure 20.Type: GrantFiled: March 9, 2010Date of Patent: January 22, 2013Assignee: Panasonic CorporationInventors: Mitsuaki Oya, Toshiya Yokogawa, Atsushi Yamada, Ryou Kato
-
Patent number: 8333840Abstract: A metal organic chemical vapor deposition apparatus includes reaction chambers in which nitride layers is deposited on a substrate using a group III-V material, a buffer chamber connected to the reaction chambers and in which a transfer robot is disposed to transfer the substrate into the reaction chambers, a gas supply device configured to selectively supply one or more of hydrogen, nitrogen, and ammonia gases into the buffer chamber so that when the buffer chamber communicates with one of the reaction chambers, the buffer chamber has the same atmosphere as an atmosphere of the reaction chamber, and a heater disposed in the buffer chamber. Nitride layers are deposited on a substrate in the reaction chambers, and the temperature and gas atmosphere of the buffer chamber are adjusted such that when the substrate is transferred, epitaxial layers formed on the substrate can be stably maintained.Type: GrantFiled: September 29, 2010Date of Patent: December 18, 2012Assignee: Ligadp Co., Ltd.Inventor: Jin Joo
-
Patent number: 8334199Abstract: A nitride-based semiconductor light-emitting device 100 includes: a GaN substrate 10 with an m-plane surface 12; a semiconductor multilayer structure 20 provided on the m-plane surface 12 of the GaN substrate 10; and an electrode 30 provided on the semiconductor multilayer structure 20. The electrode 30 includes a Zn layer 32 and an Ag layer 34 provided on the Zn layer 32. The Zn layer 32 is in contact with a surface of a p-type semiconductor region of the semiconductor multilayer structure 20.Type: GrantFiled: March 17, 2010Date of Patent: December 18, 2012Assignee: Panasonic CorporationInventors: Mitsuaki Oya, Toshiya Yokogawa, Atsushi Yamada, Akihiro Isozaki
-
Patent number: 8329571Abstract: Methods of forming ternary III-nitride materials include epitaxially growing ternary III-nitride material on a substrate in a chamber. The epitaxial growth includes providing a precursor gas mixture within the chamber that includes a relatively high ratio of a partial pressure of a nitrogen precursor to a partial pressure of one or more Group III precursors in the chamber. Due at least in part to the relatively high ratio, a layer of ternary III-nitride material may be grown to a high final thickness with small V-pit defects therein. Semiconductor structures including such ternary III-nitride material layers are fabricated using such methods.Type: GrantFiled: February 13, 2012Date of Patent: December 11, 2012Assignee: SoitecInventors: Christophe Figuet, Pierre Tomasini
-
Patent number: 8318594Abstract: A nitride-based semiconductor light-emitting device 100 includes: a GaN substrate 10 with an m-plane surface 12; a semiconductor multilayer structure 20 provided on the m-plane surface 12 of the GaN substrate 10; and an electrode 30 provided on the semiconductor multilayer structure 20. The electrode 30 includes an Mg layer 32 and an Ag layer 34 provided on the Mg layer 32. The Mg layer 32 is in contact with a surface of a p-type semiconductor region of the semiconductor multilayer structure 20.Type: GrantFiled: March 17, 2010Date of Patent: November 27, 2012Assignee: Panasonic CorporationInventors: Mitsuaki Oya, Toshiya Yokogawa, Atsushi Yamada, Akihiro Isozaki
-
Patent number: 8304334Abstract: Favorable-quality III-V crystals are easily obtained at low cost without causing cracks, even when using a variety of substrates, and can be used to manufacture semiconductor devices with good quality and at high yields. The III-V crystals are characterized by the following properties: the carrier concentration, resistivity, and dislocation density of the III-V compound crystal are uniform to within ±30% variation along the surface; the III-V compound crystal is misoriented from the c-plane such that the crystal surface does not include any region where its off-axis angle with the c-plane is 0°; and the full width at half-maximum in XRD at the crystal center of the III-V compound is not greater than 150 arcsec.Type: GrantFiled: February 7, 2012Date of Patent: November 6, 2012Assignee: Sumitomo Electric Industries, Ltd.Inventors: Seiji Nakahata, Koji Uematsu, Ryu Hirota
-
Patent number: 8278128Abstract: An off-axis cut of a nonpolar III-nitride wafer towards a polar (?c) orientation results in higher polarization ratios for light emission than wafers without such off-axis cuts. A 5° angle for an off-axis cut has been confirmed to provide the highest polarization ratio (0.9) than any other examined angles for off-axis cuts between 0° and 27°.Type: GrantFiled: February 2, 2009Date of Patent: October 2, 2012Assignee: The Regents of the University of CaliforniaInventors: Hisashi Masui, Hisashi Yamada, Kenji Iso, Asako Hirai, Makoto Saito, James S. Speck, Shuji Nakamura, Steven P. DenBaars
-
Patent number: 8273649Abstract: A method of preventing surface decomposition of a III-V compound semiconductor is provided. The method includes forming a silicon film having a thickness from 10 ? to 400 ? on a surface of an III-V compound semiconductor. After forming the silicon film onto the surface of the III-V compound semiconductor, a high performance semiconductor device including, for example, a MOSFET, can be formed on the capped/passivated III-V compound semiconductor. During the MOSFET fabrication, a high k dielectric can be formed on the capped/passivated III-V compound semiconductor and thereafter, activated source and drain regions can be formed into the III-V compound semiconductor.Type: GrantFiled: November 17, 2008Date of Patent: September 25, 2012Assignee: International Business Machines CorporationInventors: Joel P. de Souza, Keith E. Fogel, Edward W. Kiewra, Steven J. Koester, Christopher C. Parks, Devendra K. Sadana, Shahab Siddiqui
-
Publication number: 20120217639Abstract: A manufacturing method of a semiconductor device including an electrode having low contact resistivity to a nitride semiconductor is provided. The manufacturing method includes a carbon containing layer forming step of forming a carbon containing layer containing carbon on a nitride semiconductor layer, and a titanium containing layer forming step of forming a titanium containing layer containing titanium on the carbon containing layer. A complete solid solution Ti (C, N) layer of TiN and TiC is formed between the titanium containing layer and the nitride semiconductor layer. As a result, the titanium containing layer comes to be in ohmic contact with the nitride semiconductor layer throughout the border therebetween.Type: ApplicationFiled: September 2, 2010Publication date: August 30, 2012Applicant: TOYOTA JIDOSHA KABUSHIKI KAIHSAInventors: Masahiro Sugimoto, Akinori Seki, Akira Kawahashi, Yasuo Takahashi, Masakatsu Maeda
-
Patent number: 8252205Abstract: Disclosed herein is a method for the preparation of metal phosphide nanocrystals using a phosphite compound as a phosphorous precursor. More specifically, disclosed herein is a method for preparing metal phosphide nanocrystals by reacting a metal precursor with a phosphite compound in a solvent. A method is also provided for passivating a metal phosphide layer on the surface of a nanocrystal core by reacting a metal precursor with a phosphite compound in a solvent. The metal phosphide nanocrystals have uniform particle sizes and various shapes.Type: GrantFiled: January 8, 2008Date of Patent: August 28, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Shin Ae Jun, Eun Joo Jang, Jung Eun Lim
-
Patent number: RE43725Abstract: A light emitting diode is disclosed. The diode includes a silicon carbide substrate having a first conductivity type, a first gallium nitride layer above the SiC substrate having the same conductivity type as the substrate, a superlattice on the GaN layer formed of a plurality of repeating sets of alternating layers selected from among GaN, InGaN, and AlInGaN, a second GaN layer on the superlattice having the same conductivity type as the first GaN layer, a multiple quantum well on the second GaN layer, a third GaN layer on the multiple quantum well, a contact structure on the third GaN layer having the opposite conductivity type from the substrate and the first GaN layer, an ohmic contact to the SiC substrate, and an ohmic contact to the contact structure.Type: GrantFiled: May 11, 2006Date of Patent: October 9, 2012Assignee: Cree, Inc.Inventors: David Todd Emerson, Amber Christine Abare, Michael John Bergmann