Feedthrough Patents (Class 174/262)
-
Patent number: 9210815Abstract: A manufacturing method of an embedded wiring board is provided. The method includes the following steps. First, an insulation layer and a lower wiring layer are provided, wherein the insulation layer includes a polymeric material. Then, the plural catalyst grains are distributed in the polymeric material. A groove and an engraved pattern are formed on the upper surface. A blind via is formed on a bottom surface of the groove to expose the lower pad. An upper wiring layer is formed in the engraved pattern. Some catalyst grains are exposed and activated in the groove, the engraved pattern and the blind via. A first conductive pillar is formed in the groove. Finally, a second conductive pillar is formed in the blind via.Type: GrantFiled: May 18, 2012Date of Patent: December 8, 2015Assignee: Unimicron Technology Corp.Inventor: Cheng-Po Yu
-
Patent number: 9210796Abstract: A mount for a semiconductor device, the mount comprising: an insulating substrate having first and second parallel face surfaces, an edge surface that connects the parallel surfaces and having formed therein a recess having an opening on the first face surface; an electrically conductive plug seated in the recess and having a first exposed surface on or near the edge surface and a second exposed surface on or near the first face surface.Type: GrantFiled: August 24, 2011Date of Patent: December 8, 2015Assignee: COLORCHIP (ISRAEL) LTD.Inventor: David Benbassat
-
Patent number: 9204552Abstract: A printed wiring board includes a core substrate, an electronic component accommodated in the substrate, a first buildup structure formed on surface of the substrate and including an interlayer insulation layer, and a second buildup structure formed on the opposing surface of the substrate and including an interlayer insulation layer. The substrate includes a core material portion including multiple resin layers, a first conductive layer formed on first surface of the core portion and a second conductive layer formed on second surface of the core portion, the core portion has opening through the resin layers and accommodating the component, the insulation layer of the first structure is positioned such that the opening of the core portion is covered on the first surface, and the insulation layer of the second structure is positioned such that the opening of the core portion is covered on the second surface.Type: GrantFiled: November 27, 2012Date of Patent: December 1, 2015Assignee: IBIDEN Co., Ltd.Inventors: Toshiki Furutani, Yukinobu Mikado, Mitsuhiro Tomikawa
-
Patent number: 9165814Abstract: An electrical connector comprises a high voltage pad and a high voltage plate. When connected to another electrical connector, the two plates, which are at the same voltage as the pads, form a region of high voltage in which the field is low. The pads are positioned in that region. An electrostatic clamp of an EUV lithographic apparatus may have such a pad and plate, for connecting to the electrical connector. By placing the interconnection in a low field region, triple points (points of contact between a conductor, a solid insulator and a gas) may be present in that region.Type: GrantFiled: April 1, 2014Date of Patent: October 20, 2015Assignee: ASML Netherlands B.V.Inventors: Alexander Petrus Hilbers, Ronald Van Der Wilk
-
Patent number: 9166132Abstract: A light-emitting element mounting package including a first wiring forming a first light-emitting element mounting portion, which is provided on one surface of a substrate to mount a light-emitting element, and a first through wiring having one end and another end, the one end being electrically connected to the first light-emitting element mounting portion so as to be thermally transferable, and the other end protruding from another surface of the substrate.Type: GrantFiled: March 12, 2013Date of Patent: October 20, 2015Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Atsushi Nakamura, Tsukasa Nakanishi, Takayuki Matsumoto
-
Patent number: 9148963Abstract: There is provided a laser processing method of forming via holes 23 and 24 by removing processed layers including a flexible insulating base member 1, in which conformal masks 7 and 8a are provided on the surface, and an adhesive layer 12 having a higher absorbance in a wavelength area of processing laser and a lower decomposition temperature than the insulating base member 1, the method including radiating one shot of pulse light having a first energy density that can remove the insulating base member 1 by one shot without causing the deformation and penetration of a conducting film 2A, and subsequently radiating pulse light having a second energy density that is lower than the first energy density and can remove the rest of the processed layers by a predetermined number of shots without causing the deformation and penetration of the conducting film 2A.Type: GrantFiled: February 1, 2011Date of Patent: September 29, 2015Assignee: NIPPON MEKTRON, LTD.Inventors: Fumihiko Matsuda, Yoshihiko Narisawa
-
Patent number: 9148953Abstract: A glass wiring board is provided that includes a glass substrate and a primer layer. The prime layer is disposed on the glass substrate and includes an intermediate layer and a copper plating layer disposed on the intermediate layer. The intermediate layer includes a resin coupling agent and a metal element dispersed in the resin coupling agent.Type: GrantFiled: October 4, 2013Date of Patent: September 29, 2015Assignee: Tyco Electronics Japan G.K.Inventors: Katsunori Fukuda, Akira Torigoe
-
Patent number: 9131632Abstract: A multipole relief plug-in Connector includes contact elements, the contacting sections of which are arranged in height-offset contact area surfaces, and a multilayer circuit board includes several height-offset contact area surfaces accordingly. In combination, the multipole relief plug-in connector contacts the multilayer circuit board and the multilayer circuit board populates the multipole relief plug-in connector. The contact elements of the relief plug-in connector are designed in the contacting section as press-in contacts for pressing into press-in contact receiving portions of the multilayer circuit board. Contact element receiving portions of the multilayer circuit board are arranged in the contact area surfaces of the multilayer circuit board, the contact element receiving portions being designed as press-in contact receiving portions. A production method produces the multilayer circuit board.Type: GrantFiled: December 3, 2010Date of Patent: September 8, 2015Assignee: ERNI Production GmbH & Co. KGInventor: Roland Moedinger
-
Patent number: 9122452Abstract: An electronic device includes a printed circuit board, a heat generating component disposed on the printed circuit board, and a casing including the printed circuit board and the heat generating component, the casing allowing an air flow to flow from an outside to an inside of the casing. The printed circuit board includes a first and second openings and an extending portion formed between the first and second openings so as to extend in a flow direction of the air flow in the casing, and the extending portion includes a conductive pattern and is located opposite the heat generating component.Type: GrantFiled: May 24, 2012Date of Patent: September 1, 2015Assignee: FUJITSU LIMITEDInventor: Masaki Noborio
-
Patent number: 9113565Abstract: A printed circuit board (PCB), a method for processing PCB and an electronic apparatus. The method for processing PCB may comprise: forming a hole in the PCB, wherein the PCB includes a metal matrix and at least two substrate layers, at least one of the at least two substrate layers has a geoelectric layer thereon; and the metal matrix is fixed in a slot provided in the substrate, the formed hole contacts both the geoelectric layer and the metal matrix; and providing conductive substances in the hole, with the conductive substances in the hole being in contact with the inner geoelectric layer and the metal matrix, so that the geoelectric layer and the metal matrix are in conduction with each other.Type: GrantFiled: June 19, 2012Date of Patent: August 18, 2015Assignee: Shennan Circuits Co., LtdInventors: Chuanzhi Li, Hua Miao, Zhanhao Xie, Jun Peng
-
Patent number: 9084360Abstract: Electronic devices include a substrate with first and second pairs of conductive traces extending in or on the substrate. A first conductive interconnecting member extends through a hole in the substrate and communicates electrically with a first trace of each of the first and second pairs, while a second conductive interconnecting member extends through the hole and communicates electrically with the second trace of each of the first and second pairs. The first and second interconnecting members are separated from one another by a distance substantially equal to a distance separating the conductive traces in each pair. Electronic device assemblies include a transmitting device configured to transmit a differential signal through a conductive structure to a receiving device. The conductive structure includes first and second pair of conductive traces with first and second interconnecting members providing electrical communication therebetween.Type: GrantFiled: April 19, 2013Date of Patent: July 14, 2015Assignee: Micron Technology, Inc.Inventors: David J. Corisis, Choon Kuan Lee, Chin Hui Chong
-
Patent number: 9084362Abstract: Disclosed are a method and system to reduce impedance of printed circuit boards through an interconnecting of printed circuit boards using a square wave pattern of plated-through holes. A method of connecting a first printed circuit board to a second printed circuit board comprises forming a square wave pattern of the first printed circuit board and the second printed circuit board and adjoining the first printed circuit board and the second printed circuit board. The method also involves producing plated-through holes along the square wave pattern, a top section, and/or a bottom section of the adjoined first printed circuit board and second printed circuit board. The method further involves securing the top section and the bottom section using a first metal clip and a second metal clip, respectively, and connecting the first printed circuit board to the second printed circuit board by a wave soldering process.Type: GrantFiled: January 8, 2013Date of Patent: July 14, 2015Assignee: NVIDIA CorporationInventor: Shuang Xu
-
Publication number: 20150148646Abstract: An electrode, a biosignal detecting device and a method of measuring a biosignal are provided. The electrode includes an ion conductive member configured to be attached to a body surface, a nonconductive member including a through hole and disposed on the ion conductive member, a conductive member disposed on the nonconductive member, and a nonpolarizable conductive member configured to electrically couple the ion conductive member to the conductive member.Type: ApplicationFiled: August 13, 2014Publication date: May 28, 2015Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang Yun PARK, Byung Hoon KO
-
Publication number: 20150144393Abstract: A structure (10) includes at least three conductors (111, 131, 151) that are opposed to each other, a penetration via (101) that penetrates the conductors (111, 131, 151), openings (112, 152) that are formed so as to surround the penetration via (101), and conductor elements (121, 141) that are located in layers other than the layers in which the conductors (111, 131, 151) are located and that are connected to the penetration via (101). The conductor element (121) larger than the opening (112) is opposed to the opening (112) and the conductor element (141) larger than the opening (152) is opposed to the opening (152).Type: ApplicationFiled: February 2, 2015Publication date: May 28, 2015Inventors: Hiroshi TOYAO, Naoki KOBAYASHI, Noriaki ANDO
-
Publication number: 20150144391Abstract: In order to improve the signal integrity, for a connection device for twinax cables the connecting pad belonging to the respective drain wire is disposed directly between the two connecting pads of the two leads belonging to the same data line. Groups of connecting pads can be disposed so that they are offset with respect to one another in order to prevent crosstalk. To this end the data lines can be fastened to the connection device, which for example consists of a circuit board.Type: ApplicationFiled: February 22, 2012Publication date: May 28, 2015Applicant: HARTING ELECTRONICS GMBHInventor: Gert Havermann
-
Publication number: 20150144392Abstract: A multipolar connector is provided. It is possible to prevent deformation of a particular pin-shaped terminal of plural pin-shaped terminals arranged in a line in a direction perpendicular to a connection direction of the multipolar connector, and also possible to prevent positional displacements of the particular pin-shaped terminal and other pin-shaped terminals. The multipolar connector (101) includes plural pin-shaped terminals (110) arranged in a line in a direction (arrow X direction) perpendicular to a connection direction (arrow Y direction) of the multipolar connector to extend in the connection direction, and a hold member (120) configured to extend in the direction perpendicular to the connection direction and hold the plural pin-shaped terminals (110) at a predefined pitch.Type: ApplicationFiled: January 15, 2014Publication date: May 28, 2015Inventors: Takashi Sunaga, Noboru Kaneko, Osamu Miyoshi
-
Patent number: 9040819Abstract: One aspect relates to a housing for an active implantable medical device, whereby the housing, at least parts thereof, includes an electrically insulating ceramic material, and has at least one electrically conductive conducting element, whereby the at least one conducting element is set up to establish at least one electrically conductive connection between an internal space of the housing and an external space. One aspect provides the at least one conducting element to include at least one cermet, whereby the housing and the at least one conducting element are connected in a firmly bonded manner.Type: GrantFiled: January 30, 2012Date of Patent: May 26, 2015Assignee: Heraeus Precious Metals GmbH & Co. KGInventors: Mark Kempf, Goran Pavlovic
-
Patent number: 9042116Abstract: A printed circuit board includes a motherboard and a daughterboard. The motherboard includes at least one first signal pad and defines at least one via under the at least one first signal pad. The daughterboard includes at least one second signal pad and defines at least one via under the at least one second signal pad. The at least one first signal pad and the at least one second signal pad are sucked into the respective vias on the motherboard and the daughterboard according to siphon principle to allow each of the first signal pads and the second signal pads to form uneven top surfaces, the uneven top surfaces of the at least one first signal pads and the at least one second signal pads are connected to each other for electronically connecting the daughterboard to the motherboard.Type: GrantFiled: February 28, 2013Date of Patent: May 26, 2015Assignees: HONG FU JIN PRECISION INDUSTRY (WuHan) CO., LTD., HON HAI PRECISION INDUSTRY CO., LTD.Inventors: Hsin-Kuan Wu, Hou-Yuan Chou
-
Patent number: 9040835Abstract: An attenuation reduction grounding structure of differential-mode signal transmission lines of a flexible circuit board includes a flexible substrate on which at least one pair of differential-mode signal lines, at least one grounding line, a covering insulation layer, and a thin metal foil layer are formed. At least one via hole extends through the thin metal foil layer and the covering insulation layer and corresponds to a conductive contact zone of the grounding line. The via hole is filled with a conductive paste layer to electrically connect the thin metal foil layer to the conductive contact zone of the grounding line to provide an excellent grounding arrangement. The thin metal foil layer includes a plurality of openings formed at locations corresponding to top angles of the differential-mode signal lines.Type: GrantFiled: December 17, 2013Date of Patent: May 26, 2015Assignee: Advanced Flexible Circuits Co., Ltd.Inventors: Gwun-Jin Lin, Kuo-Fu Su, Chih-Heng Chuo
-
Patent number: 9042114Abstract: An electronic component includes an interposer, and a multilayer ceramic capacitor. The interposer includes a substrate including front and back surfaces that are parallel or substantially parallel to each other. Two first mounting electrodes and two second mounting electrodes are located on the front surface of the substrate, on opposite end portions in the longitudinal direction. Recesses are located in the longitudinal side surface of the insulating substrate. Connecting conductors are each provided in the side wall surface of each of the recesses. The connecting conductors connect a first external connection electrode and a second external connection electrode that are located on the back surface of the substrate, and first mounting electrodes and second mounting electrodes.Type: GrantFiled: January 6, 2014Date of Patent: May 26, 2015Assignee: Murata Manufacturing Co., Ltd.Inventors: Kazuo Hattori, Isamu Fujimoto
-
Patent number: 9040837Abstract: A wiring board includes a first multilayer wiring board having first conductive layers and having a surface, a second multilayer wiring board having second conductive layers and positioned such that the second multilayer wiring board has a surface facing the surface of the first multilayer wiring board, and an adhesive layer including an adhesive sheet and interposed between the first multilayer wiring board and the second multilayer wiring board such that the adhesive layer is adhering the first multilayer wiring board and the second multilayer wiring board. The first multilayer wiring board has a first pad on the surface of the first multilayer wiring board, the second multilayer wiring board has a second pad on the surface of the second multilayer wiring board, and the first pad and the second pad are positioned such that the first pad and the second pad face each other across the adhesive layer.Type: GrantFiled: October 31, 2012Date of Patent: May 26, 2015Assignee: IBIDEN CO., LTD.Inventors: Michimasa Takahashi, Teruyuki Ishihara
-
Patent number: 9038266Abstract: A multilayer printed wiring board including a first interlayer resin insulation layer, a first conductive circuit formed on the first interlayer resin insulation layer, a second interlayer resin insulation layer formed on the first interlayer resin insulation layer and the first conductive circuit and having an opening portion exposing a portion of the first conductive circuit, a second conductive circuit formed on the second interlayer resin insulation layer, a via conductor formed in the opening portion of the second interlayer resin insulation layer and connecting the first conductive circuit and the second conductive circuit, and a coating layer having a metal layer and a coating film and formed between the first conductive circuit and the second interlayer resin insulation layer. The metal layer is formed on the surface of the first conductive circuit and the coating film is formed on the metal layer.Type: GrantFiled: December 8, 2011Date of Patent: May 26, 2015Assignee: IBIDEN CO., LTD.Inventors: Sho Akai, Tatsuya Imai, Iku Tokihisa
-
Patent number: 9040843Abstract: A multilayered printed circuit board including a substrate, a multilayered structure formed on the substrate and including multiple conductor circuits and multiple interlaminar resin insulating layers, and a stack-via structure having multiple via-holes and formed in the multilayered structure such that the via-holes are piled through the interlaminar resin insulating layers in the multilayered structure. The interlaminar resin insulating layers include an outermost interlaminar resin insulating layer forming an outermost layer of the interlaminar resin insulating layers and having a coefficient of linear expansion which is equal to or smaller than coefficients of linear expansion of the interlaminar resin insulating layers other than the outermost interlaminar resin insulating layer.Type: GrantFiled: September 14, 2012Date of Patent: May 26, 2015Assignee: IBIDEN CO., LTD.Inventors: Yukihiko Toyoda, Yoichiro Kawamura, Tomoyuki Ikeda
-
Publication number: 20150136468Abstract: Some embodiments relate to micro vias in printed circuit boards (PCBs). In an example, a PCB may include a PCB substrate and a micro via. The micro via may extend between opposing surfaces of the PCB substrate and may have a diameter less than or equal to about 100 microns. In another example, a method of forming micro vias in a PCB may include forming a through hole in a PCB substrate of the PCB. The method may also include positioning a pillar that is electrically conductive within the through hole. The method may also include backfilling the through hole around the pillar with an epoxy backfill.Type: ApplicationFiled: November 11, 2014Publication date: May 21, 2015Inventors: Henry Meyer Daghighian, Steven C. Bird, YongShan Zhang
-
Publication number: 20150138742Abstract: A method of soldering can include: providing a first electronic component having a first buttoned soldering pad including a first soldering pad and one or more first button heads protruding from a first surface of the soldering pad; providing a second electronic component having a soldering pad; and soldering the first buttoned soldering pad to the soldering pad. The method includes introducing solder to spaces around the one or more first buttons of the first buttoned soldering pad. The method includes introducing a first solder to spaces around the one or more first buttons of the first buttoned soldering pad; introducing a second solder to spaces around one or more second buttons of a second buttoned soldering pad of the first electronic component; and forming spaces between the first and second solder that electronically insulate the first solder from the second solder.Type: ApplicationFiled: November 12, 2014Publication date: May 21, 2015Inventors: Henry Nguyen, Yuxin Zhou, Tay Gek-Teng
-
Patent number: 9035195Abstract: Provided is a circuit board having a tie bar buried therein. The circuit board includes a dielectric stack, at least a first tie bar, at least a first gold finger and at least a first microvia. The dielectric stack includes a first dielectric layer and a second dielectric layer. The first dielectric layer is located on the second dielectric layer. The dielectric stack includes a wireline region and a gold finger region. The first tie bar is buried in the gold finger region between the first dielectric layer and the second dielectric layer. The at least a first gold finger is located in the gold finger region on the first dielectric layer. The first microvia is located in the gold finger region in the first dielectric layer, and electrically connects the first gold finger to the first tie bar.Type: GrantFiled: November 12, 2012Date of Patent: May 19, 2015Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Hsin-Mao Huang, Chun-Huang Yu
-
Patent number: 9035196Abstract: Disclosed herein is a circuit board including: a core layer including a via hole; a metal film covering an inner wall of the via hole; a circuit pattern connected to the metal film on the core layer; and a plug surrounded by the metal film in the via hole and having a thickness thinner than a thickness of the core layer.Type: GrantFiled: March 14, 2013Date of Patent: May 19, 2015Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Seung Wook Park, Jae Kul Lee, Jin Gu Kim, Chang Bae Lee
-
Patent number: 9036365Abstract: A via disposition information acquiring unit acquires via disposition information indicating a disposition of the plurality of first vias (212). A second conductor information acquiring unit acquires second conductor information indicating disposition positions of a plurality of second conductors (232) repeatedly disposed in the second conductor layer (230). A via extracting unit extracts an extraction via with respect to each of the plurality of second conductors (232). The extraction via is each of the first vias (212) overlapping the second conductor (232). A via selecting unit selects a selection via with respect to each of the plurality of second conductors (232). The selection via is each of first vias (212) selected in a predetermined number from the extraction vias. An opening introducing unit introduces a first opening (234) to each of the plurality of second conductors (232). The first opening (234) overlaps the extraction via not selected by the via selecting unit in plan view.Type: GrantFiled: October 6, 2010Date of Patent: May 19, 2015Assignee: NEC CorporationInventors: Manabu Kusumoto, Naoki Kobayashi, Noriaki Ando, Hiroshi Toyao
-
Patent number: 9035194Abstract: Embodiments of the present disclosure are directed towards a circuit board having integrated passive devices such as inductors, capacitors, resistors and associated techniques and configurations. In one embodiment, an apparatus includes a circuit board having a first surface and a second surface opposite to the first surface and a passive device integral to the circuit board, the passive device having an input terminal configured to couple with electrical power of a die, an output terminal electrically coupled with the input terminal, and electrical routing features disposed between the first surface and the second surface of the circuit board and coupled with the input terminal and the output terminal to route the electrical power between the input terminal and the output terminal, wherein the input terminal includes a surface configured to receive a solder ball connection of a package assembly including the die. Other embodiments may be described and/or claimed.Type: GrantFiled: October 30, 2012Date of Patent: May 19, 2015Assignee: Intel CorporationInventors: M D Altaf Hossain, Jin Zhao, John T. Vu
-
Patent number: 9035197Abstract: The present invention relates to circuit boards and, more specifically, circuit boards with vias (i.e. via holes) exhibiting reduced via capacitance. In one embodiment, the present invention provides a circuit board comprising a first electrically conductive trace, a second electrically conductive trace, a via hole including electrically conductive material thereon, and a coupling element that electrically connects the first trace to the second trace. The coupling element comprises a segment of the via hole that bridges the first trace and the second trace, wherein the via hole segment is a remainder of the via hole after removal of a portion of the via hole.Type: GrantFiled: November 4, 2011Date of Patent: May 19, 2015Assignee: International Business Machines CorporationInventor: Eric R. Ao
-
Patent number: 9029713Abstract: A printed wiring board including a rigid multilayer board, a first substrate having multiple conductors, and a second substrate having multiple conductors electrically connected to the conductors of the first substrate. The conductors of the second substrate have an existing density which is set higher than an existing density of the conductors of the first substrate, and the first substrate and/or the second substrate is embedded in the rigid multilayer board.Type: GrantFiled: March 28, 2013Date of Patent: May 12, 2015Assignee: Ibiden Co., Ltd.Inventor: Michimasa Takahashi
-
Patent number: 9029712Abstract: Read wiring traces and write wiring traces are formed on an insulating layer that is formed on a support substrate. Connection terminals that are electrically connectable to external circuits are formed at parts of the read wiring traces and write wiring traces on the insulating layer, respectively. Openings are formed in the support substrate so as to partially or entirely surround overlap regions that overlap with the connection terminals and have the same plane shape as the connection terminals. Parts of the insulating layer are exposed in the openings.Type: GrantFiled: March 14, 2013Date of Patent: May 12, 2015Assignee: Nitto Denko CorporationInventors: Yuu Sugimoto, Youhei Shirafuji
-
Patent number: 9024207Abstract: A wiring board includes a pad exposed from an opening portion of an outermost insulating layer. The pad includes: a first metal layer, a surface of which is exposed from the wiring board; a second metal layer provided on the first metal layer and formed of a material effective in preventing a metal contained in a via inside the board from diffusing into the first metal layer; and a third metal layer provided between the second metal layer and the via, and formed of a material harder to be oxidized than that of the second metal layer. The thickness of the third metal layer is relatively thick, and is preferably selected to be three times or greater than a thickness of the second metal layer. A side surface of the third metal layer and a surface of the third metal layer to which the via is to be connected are roughed.Type: GrantFiled: February 12, 2013Date of Patent: May 5, 2015Assignee: Shinko Electric Industries Co., Ltd.Inventors: Michiro Ogawa, Kazuhiro Kobayashi, Kentaro Kaneko
-
Patent number: 9024208Abstract: In accordance with embodiments of the present disclosure, a circuit board may include a first trace formed in a first layer of the circuit board, a second trace formed in a second layer of the circuit board, a via, and a termination pad. The via may be configured to electrically couple the first trace to the second trace, the via comprising a via stub corresponding to a first portion of a length of the via not within a second portion of the via between a first location in which the first trace is electrically coupled to the via and a second location in which the second trace is electrically coupled to the via. The termination pad may be formed at an end of the via stub opposite at least one of the first location and the second location.Type: GrantFiled: February 27, 2013Date of Patent: May 5, 2015Assignee: Dell Products L.P.Inventors: Bhyrav M. Mutnury, Sandor Farkas, Stuart Allen Berke
-
Publication number: 20150114706Abstract: A circuit board comprises a plurality of layers, first and second reference conductive vias extending in a vertical direction through at least a portion of the plurality of layers, first and second signal conductive vias extending in the vertical direction between and spaced apart in a horizontal direction from the first and second reference conductive vias through at least a portion of the plurality of layers, and a dielectric region extending in the vertical direction between the first and second signal conductive vias. An air via extends in the vertical direction through the dielectric region between the first and second signal conductive vias. An anti-pad extends in the horizontal direction between the first and second reference conductive vias and surrounding in the horizontal direction the first and second signal conductive vias, the air via, and the dielectric region.Type: ApplicationFiled: October 10, 2014Publication date: April 30, 2015Inventors: Michael Rose, Robert Sullivan
-
Publication number: 20150115430Abstract: A semiconductor package includes a chip, a sealing body covering the chip, and a plurality of external connection terminals connected to the chip. The external connection terminals expose from a surface of the sealing body and are arranged in a grid on the surface of the sealing body. In the grid on the surface of the sealing body, each external connection terminal is adjacent to an area vacant of an other external connection terminal in at least one direction of eight directions from each external connection terminal, the eight directions including first linear directions along a row of the grid, second linear directions along a row of the grid perpendicular to the first linear directions, and four diagonal directions defined between the first linear directions and the second linear directions.Type: ApplicationFiled: October 23, 2014Publication date: April 30, 2015Inventor: Toshihisa YAMAMOTO
-
Publication number: 20150116052Abstract: A quartz crystal resonator includes a quartz crystal resonator element, a thermistor, a second layer including a first principal surface and a second principal surface, and a third layer having a through hole. internal terminals are provided on the first principal surface side, and electrode pads are provided in a portion exposed from the through hole on the second principal surface side. The quartz crystal resonator element is attached to the internal terminals, and the thermistor is attached to the electrode pads. Two mounting terminals are provided on a first diagonal line on the third principal surface side of the third layer, and two mounting terminals are provided on a second diagonal line. At least one of the two electrode pads is connected to any one of the two mounting terminals on the second diagonal line through a first conductive film provided on an inner wall of the through hole.Type: ApplicationFiled: October 29, 2014Publication date: April 30, 2015Inventors: Masayuki KIKUSHIMA, Toshiaki SATO
-
Publication number: 20150114699Abstract: There are provided an insulation material, a printed circuit board using the same, and a method of manufacturing the same. The insulation material includes a via region in which a via is to be formed; and a reinforcement material, wherein the via region and the reinforcement material are formed to be spaced apart from each other.Type: ApplicationFiled: July 28, 2014Publication date: April 30, 2015Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Young Gwan Ko, Yong Jin Park, Kang Wook Bong, Hye Won Jung, Young Kuk Ko, Joon Sung Kim
-
Patent number: 9018538Abstract: A method of making a wiring substrate includes forming a first metal layer on a surface of a support member, the first metal layer having at least one columnar through hole that exposes the surface of the support member, forming a columnar metal layer that fills the columnar through hole, forming an insulating layer on the columnar metal layer and on the first metal layer, forming an interconnection layer on a first surface of the insulating layer such that the interconnection layer is electrically connected to the columnar metal layer through the insulating layer, and forming a protruding part including at least part of the columnar metal layer by removing at least the support member and the first metal layer, the protruding part protruding from a second surface of the insulating layer opposite the first surface and serving as at least part of a connection terminal of the wiring substrate.Type: GrantFiled: May 13, 2013Date of Patent: April 28, 2015Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kotaro Kodani, Junichi Nakamura
-
Patent number: 9018540Abstract: A wired circuit board includes an insulating layer to be formed with an opening extending therethrough in a thickness direction of the wired circuit board, a conductive layer formed on one surface of the insulating layer in the thickness direction and including a one-side terminal portion, an other-side terminal portion formed on the other surface of the insulating layer in the thickness direction, disposed so as to overlap the opening and the one-side terminal portion when projected in the thickness direction, and used to be connected to an electronic element via a conductive adhesive, and a conductive portion filling the opening to provide electrical conduction between the one-side terminal portion and the other-side terminal portion.Type: GrantFiled: May 8, 2013Date of Patent: April 28, 2015Assignee: Nitto Denko CorporationInventors: Jun Ishii, Saori Kanezaki
-
Patent number: 9018539Abstract: The present invention relates to a printed circuit board including: a first circuit pattern formed on a first insulator; a second insulator formed on the first insulator; a second circuit pattern having a pad of which a portion is embedded in the second insulator and a via which penetrates the second insulator to electrically connect the first circuit pattern and the pad; and a third circuit pattern formed on the second insulator, and it is possible to reduce a size of the via without increasing an aspect ratio.Type: GrantFiled: June 4, 2012Date of Patent: April 28, 2015Assignee: Samsung Electro-Mechanics Co., Ltd.Inventor: Han Ul Lee
-
Publication number: 20150107888Abstract: An interconnection substrate includes: a substrate having a first surface and a second surface opposite the first surface; and a transmission line including two parallel through-hole interconnections that are exposed to the first and second surfaces and are formed inside the substrate. Also, at least one of the two through-hole interconnections includes a narrow portion having a smaller diameter than a diameter of the through-hole interconnection in the first surface and a diameter of the through-hole interconnection in the second surface.Type: ApplicationFiled: December 29, 2014Publication date: April 23, 2015Applicant: FUJIKURA LTD.Inventor: Yusuke UEMICHI
-
Publication number: 20150107880Abstract: Disclosed herein is a multilayer printed circuit board. The multilayer printed circuit board according to the present invention includes: a stack via stacked in an upper portion of a core layer; staggered vias formed at both sides of the stack via and stacked on the core layer; and a solder resist layer stacked in a lower portion of the core layer and stacked on an insulating film except for open regions of the stack via and the staggered vias, such that the plurality of vias formed in the staggered via may increase rigidity to prevent warpage of the multilayer printed circuit board from being generated.Type: ApplicationFiled: June 30, 2014Publication date: April 23, 2015Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Hye Jin KIM, Hyo Seung Nam, Tae Hong Min, Sang Hoon Kim, Suk Hyeon Cho, Jung Han Lee
-
Patent number: 9012787Abstract: An electronic board includes conducting traces having an upper surface at least partially sunken with respect to a gluing surface of the board. A surface mount technology electronic device for mounting to the board includes insulating windows that define gluing sites within one or more pins. An electronic system is formed by one or more of such surface mount technology electronic devices mounted to electronic board. The devices are attached using a wave soldering technique that flows through channels formed by the sunken conductive traces.Type: GrantFiled: September 25, 2012Date of Patent: April 21, 2015Assignee: STMicroelectronics S.r.l.Inventors: Cristiano Gianluca Stella, Rosalba Cacciola
-
Patent number: 9013882Abstract: A high-frequency module has a multilayer board formed by laminating a plurality of sheets made of a thermoplastic resin material and subjecting the laminated sheets to thermocompression bonding, and an IC chip placed in a cavity provided in the multilayer board. A gap is provided between a side of the IC chip and an inner wall of the cavity. The multilayer board includes a via-hole conductor provided near the inner wall of the cavity for preventing the resin sheets from being softened and flowing into the cavity upon thermocompression bonding.Type: GrantFiled: July 11, 2014Date of Patent: April 21, 2015Assignee: Murata Manufacturing Co., Ltd.Inventors: Naoki Gouchi, Takahiro Baba
-
Publication number: 20150101858Abstract: A method is disclosed for making an interconnection component. The steps include forming a mask layer covering a first opening in a sheet-like element that has first and second opposed surfaces; forming a plurality of mask openings in the mask layer, wherein the first opening and a portion of the first surface are partly aligned with each mask opening; and forming electrical conductors on spaced apart portions of the first surface and on spaced apart portions of the interior surface within the first opening which are exposed by the mask openings. The element may consist essentially of a material having a coefficient of thermal expansion of less than 10 parts per million per degree Celsius. Each conductor may extend along an axial direction of the first opening and the first conductors may be fully separated from one another within the first opening.Type: ApplicationFiled: December 17, 2014Publication date: April 16, 2015Inventors: Cyprian Emeka Uzoh, Craig Mitchell, Belgacem Haba, Ilyas Mohammed
-
Publication number: 20150101857Abstract: There is provided a method for manufacturing a printed circuit board including: preparing a substrate having a conductive layer formed on at least a portion thereof; forming an insulating layer formed with an opening through which a portion of the conductive layer is exposed on the substrate; forming a plating seed layer on the insulating layer and the exposed conductive layer; forming an electroplating layer on the plating seed layer by overplating the plating seed layer; and etching the overplated portion in a lump to form a circuit layer in the opening.Type: ApplicationFiled: September 29, 2014Publication date: April 16, 2015Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Da Hee KIM, Jung Hyun PARK, Yong Yoon CHO, Sung Won JEONG, Gi Ho HAN, Ki Hwan KIM
-
Publication number: 20150101856Abstract: A method and structure for eliminating through silicon via poor reveal is disclosed. In one embodiment, the method includes obtaining a wafer having a front side, a back side and partially etched and metalized through silicon vias each extending from a portion of the front side through a portion of the back side, terminating before reaching an end surface of the back side. A region of the back side of the wafer is patterned and etched to expose and reveal a portion of each of the plurality of through silicon vias. A metal layer is deposited on the back side of the wafer to form a back side metallization. The metal layer covers all of the back side including the etched region of the back side and the exposed portions of each of the through silicon vias.Type: ApplicationFiled: October 11, 2013Publication date: April 16, 2015Applicant: International Business Machines CorporationInventors: Jeffrey C. Maling, Anthony K. Stamper, Zeljka Topic-Beganovic, Daniel S. Vanslette
-
Patent number: 8997344Abstract: A method for manufacturing an interposer including forming a first insulating layer comprising an inorganic material on a supporting substrate, forming a first wire in the first insulating layer, forming a second insulating layer on a first side of the first insulating layer, forming a second wire with a longer wire length and a greater thickness than the first wire on the second insulating layer, and removing the supporting substrate.Type: GrantFiled: July 15, 2011Date of Patent: April 7, 2015Assignee: Ibiden Co., Ltd.Inventors: Hajime Sakamoto, Shuichi Kawano, Daiki Komatsu, Hiroshi Segawa
-
Patent number: 9000307Abstract: The disclosed structure (10) is provided with: at least three conductors (111, 131, 151) which face one-another; a through-via (101) which passes through each of the conductors (111, 131, 151); openings (112, 152) which are provided so as to surround the circumference of the through-via (101); and conductor elements (121, 141) which are located in different layers to those in which the conductors (111, 131, 151) are located, and which are connected to the through-via (101). Facing opening 112 is conductor element 121, which is larger than said opening (112), and facing opening 152 is conductor element 141, which is larger than said opening (152).Type: GrantFiled: February 18, 2011Date of Patent: April 7, 2015Assignee: NEC CorporationInventors: Hiroshi Toyao, Naoki Kobayashi, Noriaki Ando