With Additional Contacted Control Electrode Patents (Class 257/316)
-
Patent number: 9082705Abstract: The present disclosure describes a method of forming a memory device. The method includes receiving a wafer substrate, forming a poly stack pattern on the wafer substrate, performing an ion implantation process to form a source and a drain in the wafer substrate, forming a memory gate and a control gate in the defined poly stack pattern, and forming a control gate in the control poly stack pattern. Forming the memory gate further includes performing a memory gate recess to bury the memory gate in an oxide layer.Type: GrantFiled: August 3, 2012Date of Patent: July 14, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Wei Ting, Kuo-Ching Huang, Chih-Yang Pai
-
Patent number: 9076683Abstract: An operating method of a nonvolatile memory, which includes a plurality of cell strings, each cell string having a plurality of memory cells and a string selection transistor stacked on a substrate, includes detecting threshold voltages of the string selection transistors of the plurality of cell strings; adjusting voltages to be supplied to the string selection transistors according to the detected threshold voltages; and applying the adjusted voltages to the string selection transistors to select or unselect the plurality of cell strings during a programming operation.Type: GrantFiled: August 17, 2012Date of Patent: July 7, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Wan Nam, Kang-Bin Lee, Junghoon Park
-
Patent number: 9076878Abstract: The present disclosure relates to a method for manufacturing a non-volatile memory on a semiconductive substrate, comprising the steps of implanting in the depth of the substrate a first doped region forming a source region of selection transistors, forming in the substrate a buried gate comprising deep parts extending between an upper face of the substrate and the first doped region, implanting between two adjacent deep parts of the buried gate, a second doped region forming a common drain region of common selection transistors of a pair of memory cells, the selection transistors of the pair of memory cells thus having channel regions extending between the first doped region and the second doped region, along faces opposite the two buried gate adjacent deep parts, and implanting along opposite upper edges of the buried gate, third doped regions forming source regions of charge accumulation transistors.Type: GrantFiled: October 1, 2013Date of Patent: July 7, 2015Assignee: STMicroelectronics (Rousset) SASInventors: Francesco La Rosa, Stephan Niel, Arnaud Regnier, Yoann Goasduff
-
Patent number: 9064975Abstract: In one embodiment, a shift register memory includes first and second control electrodes extending in a first direction parallel to a surface of a substrate, and facing each other in a second direction perpendicular to the first direction. The memory further includes a plurality of first floating electrodes provided in a line on a first control electrode side between the first and second control electrodes. The memory further includes a plurality of second floating electrodes provided in a line on a second control electrode side between the first and second control electrodes. Each of the first and second floating electrodes has a planar shape which is mirror-asymmetric with respect to a plane perpendicular to the first direction.Type: GrantFiled: March 1, 2012Date of Patent: June 23, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiaki Fukuzumi, Masaru Kito, Tomoko Fujiwara, Kaori Kawasaki, Hideaki Aochi
-
Patent number: 9064804Abstract: A method for manufacturing a twin bit cell structure with a silicon nitride material includes forming a gate dielectric layer overlying a semiconductor substrate and a polysilicon gate structure overlying the gate dielectric layer. An undercut region is formed in each side of the gate dielectric layer underneath the polysilicon gate structure. Thereafter, an oxidation process is performed to form a first silicon oxide layer on a peripheral surface of the polysilicon gate structure and a second silicon oxide layer on an exposed surface of the semiconductor substrate. Then, a silicon nitride material is deposited over the first and second silicon oxide layers including the undercut region and the gate dielectric layer. The silicon nitride material is selectively etched to form an insert region in a portion of the undercut region. A sidewall spacer is formed to isolate and protect the exposed silicon nitride material and the polysilicon gate structure.Type: GrantFiled: December 14, 2010Date of Patent: June 23, 2015Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Mieno Fumitake
-
Patent number: 9059034Abstract: An EEPROM includes: a semiconductor layer of a first conductive type; and a first insulating film formed on the semiconductor layer. First through fifth impurity regions are formed in top layer portions of the semiconductor layer. On the first insulating film, a select gate, and first and second floating gates are respectively disposed opposite a region between the first impurity region and the second impurity region, a region between the second impurity region and the third impurity region, and a region between the third impurity region and the fourth impurity region. In the first insulating film, first and second tunnel windows are respectively formed at portions in contact with the first and second floating gates. A sixth impurity region of the second conductive type, which is connected to the second impurity region, is formed in the top layer portion of the semiconductor layer that opposes the second tunnel window.Type: GrantFiled: August 24, 2011Date of Patent: June 16, 2015Assignee: ROHM CO., LTD.Inventor: Yushi Sekiguchi
-
Patent number: 9059300Abstract: Disclosure is semiconductor device of a selective gate region, comprising a semiconductor layer, a first insulating film formed on the semiconductor layer, a first electrode layer formed on the first insulating layer, an element isolating region comprising an element isolating insulating film formed to extend through the first electrode layer and the first insulating film to reach an inner region of the semiconductor layer, the element isolating region isolating a element region and being self-aligned with the first electrode layer, a second insulating film formed on the first electrode layer and the element isolating region, an open portion exposing a surface of the first electrode layer being formed in the second insulating film, and a second electrode layer formed on the second insulating film and the exposed surface of the first electrode layer, the second electrode layer being electronically connected to the first electrode layer via the open portion.Type: GrantFiled: March 15, 2013Date of Patent: June 16, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Michiharu Matsui, Seiichi Mori, Riichiro Shirota, Yuji Takeuchi, Takeshi Kamigaichi
-
Publication number: 20150145019Abstract: A nonvolatile memory device may include: an isolation layer formed in a substrate and defining an active region; a control plug formed over the isolation layer; a floating gate formed over the substrate and including a plurality of fingers adjacent to the control plug with a gap provided therebetween; and a charge blocking layer formed on sidewalls of the floating gate so as to fill the gap. The control plug may include: a first control plug formed between the plurality of fingers and having sidewalls facing inner walls of the fingers; and a second control plug formed outside the floating gate and having sidewalls facing outer walls of the fingers.Type: ApplicationFiled: February 2, 2015Publication date: May 28, 2015Inventor: Sung-Kun PARK
-
Publication number: 20150145018Abstract: Provided are a semiconductor device and a method of manufacturing the semiconductor device. The semiconductor device includes a charge storage pattern formed on a substrate; a dielectric pattern formed on the charge storage pattern; a first conductive pattern including silicon doped with a first impurity of a first concentration, the first conductive pattern being disposed on the dielectric pattern; and a second conductive pattern including metal silicide doped with a second impurity of a second concentration, the second conductive pattern being disposed on the first conductive pattern. The first concentration may be higher than the second concentration.Type: ApplicationFiled: December 12, 2014Publication date: May 28, 2015Inventors: Jeeyong Kim, Woonkyung Lee, Sunggil Kim, Jin-Kyu Kang, Jung-Hwan Lee, Bonyoung Koo, Kihyun Hwang, Byoungsun Ju, Jintae Noh
-
Publication number: 20150144695Abstract: An irreproducible and re-emergent unique structure or pattern identifier manufacturing and detection method, system, and apparatus is provided. A non-volatile floating gate charge storage device can include a block of floating gate transistors that can include a semiconductor region, a source region, a drain region, a floating gate region, a tunnel oxide region, an oxide-nitrite-oxide region, and a control gate region. A structure altering stress effect is applied to the block of transistors to create a passage region in a random number of floating gate regions of floating gate transistors which changes charge storage or electrical characteristics of random elements of the block of transistors. The passage region alters charges on a floating gate region to escape in a different manner than pre-alteration form causing the floating gate region to lose its charge. An apparatus for recording and detecting such differences in pre and post alteration can also be provided.Type: ApplicationFiled: April 7, 2014Publication date: May 28, 2015Applicant: The United States of America as represented by the Secretary of the NavyInventors: Matthew Gadlage, Matthew Kay, James D. Ingalls, Adam Duncan, Austin Roach
-
Publication number: 20150145017Abstract: Various embodiments provide semiconductor structures and methods for forming the same. In an exemplary method, a substrate can be provided. The substrate can have a plurality of isolation structures. A top surface of the plurality of isolation structures can be higher than a surface of the substrate. A device layer can be formed on the substrate and on the plurality of isolation structures. The device layer can be polished using a polishing process, such that the top surface of the plurality of isolation structures are exposed, with residue remaining on the device layer and on the plurality of isolation structures. The residue can be removed from the device layer and from the plurality of isolation structures using a non-polishing-removal process, such that the top surface of the plurality of isolation structures and a top surface of the device layer are substantially leveled and smooth.Type: ApplicationFiled: July 24, 2014Publication date: May 28, 2015Inventors: XINPENG WANG, XIANJIE NING
-
Patent number: 9041090Abstract: Methods for forming a string of memory cells and apparatuses having a vertical string of memory cells are disclosed. One such string of memory cells can be formed at least partially in a stack of materials comprising a plurality of alternating levels of control gate material and insulator material. A memory cell of the string can include floating gate material adjacent to a level of control gate material of the levels of control gate material. The memory cell can also include tunnel dielectric material adjacent to the floating gate material. The level of control gate material and the tunnel dielectric material are adjacent opposing surfaces of the floating gate material. The memory cell can include metal along an interface between the tunnel dielectric material and the floating gate material. The memory cell can further include a semiconductor material adjacent to the tunnel dielectric material.Type: GrantFiled: May 15, 2013Date of Patent: May 26, 2015Assignee: Micron Technology, Inc.Inventors: Fatma Arzum Simsek-Ege, Akira Goda, Durai Vishak Nirmal Ramaswamy
-
Patent number: 9041092Abstract: A semiconductor device includes a pillar-shaped silicon layer including a first diffusion layer, a channel region, and a second diffusion layer formed in that order from the silicon substrate side, floating gates respectively disposed in two symmetrical directions so as to sandwich the pillar-shaped silicon layer, and a control gate line disposed in two symmetrical directions other than the two directions so as to sandwich the pillar-shaped silicon layer. A tunnel insulating film is formed between the pillar-shaped silicon layer and each of the floating gates. The control gate line is disposed so as to surround the floating gates and the pillar-shaped silicon layer with an inter-polysilicon insulating film interposed therebetween.Type: GrantFiled: September 5, 2013Date of Patent: May 26, 2015Assignee: Unisantis Electronics Singapore Pte. Ltd.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 9041091Abstract: According to one embodiment, a device includes a fin type active area on a semiconductor substrate, the active area having an upper surface with a taper shape, having a width in a first direction, and extending in a second direction intersect with the first direction, a first insulating layer on the active area, a charge storage layer on the first insulating layer, the charge storage layer having an upper surface with a taper shape, a second insulating layer covering the upper surface of the charge storage layer, and a control gate electrode on the second insulating layer, the control gate electrode extending in the first direction.Type: GrantFiled: August 2, 2013Date of Patent: May 26, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Ryuji Ohba
-
Patent number: 9040971Abstract: A thin film transistor (TFT) that includes a control electrode, a semiconductor pattern, a first input electrode, a second input electrode, and an output electrode is disclosed. in one aspect, the semiconductor pattern includes a first input area, a second input area, a channel area, and an output area. The channel area is formed between the first input area and the output area and overlapped with the control electrode to be insulated from the control electrode. The second input area is formed between the first input area and the channel area and doped with a doping concentration different from a doping concentration of the first input areas. The second input electrode makes contact with the second input area and receives a control voltage to control a threshold voltage.Type: GrantFiled: September 24, 2013Date of Patent: May 26, 2015Assignee: Samsung Display Co., Ltd.Inventor: Yong Soo Lee
-
Publication number: 20150137207Abstract: An integrated circuit structure includes a flash memory cell and a logic MOS device. The flash memory cell includes a floating gate dielectric, a floating gate overlying the floating gate dielectric, a control gate overlying the floating gate, a word-line on a first side of the floating gate and the control gate, and an erase gate on a second side of the floating gate and the control gate. The logic MOS device includes a high-k gate dielectric, and a gate electrode over the high-k gate dielectric. The gate electrode, the control gate, the word-line, and the erase gate are formed of a same metal-containing material, and have top surfaces coplanar with each other.Type: ApplicationFiled: February 18, 2014Publication date: May 21, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Harry-Hak-Lay Chuang, Wei Cheng Wu
-
Publication number: 20150137206Abstract: A method includes forming a selection gate and a control gate for a flash memory cell in a memory device region. The selection gate and the control gate are over a semiconductor substrate. A protection layer is formed to cover the selection gate and the control gate. Stacked layers are formed in a logic device region, wherein the stacked layers extend to overlap the selection gate and the control gate. The stacked layers are patterned to form a gate stack for a logic device in the logic device region. After the patterning, an etching step is performed to etch a residue of the stacked layers in a boundary region of the memory device region. After the etching step, the protection layer is removed from the memory device region. Source and drain regions are formed for each of the flash memory cell and the logic device.Type: ApplicationFiled: January 17, 2014Publication date: May 21, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Chyi Liu, Wei-Hang Huang, Yu-Hsing Chang, Chang-Ming Wu, Wei Cheng Wu, Shih-Chang Liu, Harry-Hak-Lay Chuang, Chia-Shiung Tsai, Ru-Liang Lee
-
Patent number: 9035370Abstract: A semiconductor device, includes: a semiconductor substrate; a first conductivity type well and a second conductivity type well; a first active area; a second active area; a first well contact layer; a plurality of first source/drain layers; a first gate insulating film; a first gate electrode; a second well contact layer; a plurality of second source/drain layers; a second gate insulating film; and a second gate electrode. The first well contact layer is formed in the first active area at one end part in the one direction. The one end parts in each of the first active areas and in each of the second active areas are mutually on the same side.Type: GrantFiled: March 8, 2012Date of Patent: May 19, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiko Kato, Hiroyuki Kutsukake
-
Publication number: 20150129949Abstract: A nonvolatile memory device includes a substrate including a device isolation layer defining an active region, a floating gate and a selection gate arranged side by side at intervals of a first gap over the substrate, a coupling plate formed in the device isolation layer and overlapped with the floating gate, and a contact plug suitable for electrically coupling the coupling plate and the selection gate.Type: ApplicationFiled: May 22, 2014Publication date: May 14, 2015Applicant: SK hynix Inc.Inventors: Sung-Kun PARK, Jung-Hoon KIM, Nam-Yoon KIM
-
Publication number: 20150129950Abstract: A semiconductor device and method of making a semiconductor device are disclosed. A semiconductor body, a floating gate poly and a source/drain region are provided. A metal interconnect region with a control gate node is provided that capacitively couples to the floating gate poly.Type: ApplicationFiled: December 19, 2014Publication date: May 14, 2015Inventors: Georg Tempel, Ernst-Otto Andersen, Achim Gratz
-
Patent number: 9029933Abstract: According to an embodiment, a non-volatile memory device includes a memory cell including a semiconductor layer, a charge storage layer provided on the semiconductor layer, and a first insulating film provided between the semiconductor layer and the charge storage layer. The device also includes a first conductive layer provided on the charge storage layer, a second conductive layer provided between the charge storage layer and the first conductive layer, a second insulating film provided between the charge storage layer and the second conductive layer, and a third insulating film provided between the first conductive layer and the second conductive layer.Type: GrantFiled: September 5, 2013Date of Patent: May 12, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Shinichi Sotome, Kenta Yamada, Wataru Sakamoto
-
Patent number: 9029930Abstract: A FinFET device includes a substrate, a fin, and isolation regions on either side of the fin. The device also includes sidewall spacers above the isolation regions and formed along the fin structure. A recessing trench is formed by the sidewall spacers and the fin, and an epitaxially-grown semiconductor material is formed in and above the recessing trench, forming an epitaxial structure.Type: GrantFiled: March 21, 2014Date of Patent: May 12, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Andrew Joseph Kelly, Po-Ruwe Tzng, Pei-Shan Chien, Wei-Hsiung Tseng
-
Patent number: 9029938Abstract: According to one embodiment, the stacked body includes a plurality of electrode layers and a plurality of insulating layers alternately stacked on the substrate. The plurality of contact parts are provided in a protruding shape on respective end parts of the plurality of electrode layers. The plurality of contact parts do not overlap each other in the stacking direction. The plurality of contact parts are displaced in a surface direction of the substrate. The plurality of plugs extends from the respective contact parts toward the respective circuit interconnections and electrically connects the respective contact parts with the respective circuit interconnections.Type: GrantFiled: March 11, 2014Date of Patent: May 12, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Nakaki
-
Patent number: 9029936Abstract: A memory device includes a semiconductor channel, a tunnel dielectric layer located over the semiconductor channel, a first charge trap including a plurality of electrically conductive nanodots located over the tunnel dielectric layer, dielectric separation layer located over the nanodots, a second charge trap including a continuous metal layer located over the separation layer, a blocking dielectric located over the second charge trap, and a control gate located over the blocking dielectric.Type: GrantFiled: December 7, 2012Date of Patent: May 12, 2015Assignee: SanDisk Technologies Inc.Inventors: Vinod Purayath, George Samachisa, George Matamis, James Kai, Yuan Zhang
-
Publication number: 20150123187Abstract: A semiconductor device manufacturing method includes: forming a first well of the first conductivity type in a substrate; forming a second well of the first conductivity type in a first region of the substrate; forming a third well of the second conductivity type underneath the second well in the first region of the substrate in a position overlapping with the first well located underneath the second well in the first region of the substrate; forming a fourth well, that surrounds the second well and has the second conductivity type, in the first region of the substrate; forming a fifth well of the first conductivity type above the first well in the second region of the substrate; and forming a sixth well of the second conductivity type above the first well in the second region of the substrate.Type: ApplicationFiled: October 30, 2014Publication date: May 7, 2015Inventors: Hiroyuki Ogawa, Junichi Ariyoshi
-
Publication number: 20150123186Abstract: A memory cell including a substrate, a first dielectric layer, a floating gate, a second dielectric layer, and a control gate. The substrate includes a channel region situated between a drain region and a source region. The first dielectric layer is situated over the channel region and the floating gate is capacitively coupled to the channel region through the first dielectric layer. The second dielectric layer is situated over the floating gate and the control gate is capacitively coupled to the floating gate through the second dielectric layer. A dielectric nitride layer is situated between the floating gate and the second dielectric layer to prevent charge loss from the floating gate to the second dielectric layer.Type: ApplicationFiled: October 31, 2012Publication date: May 7, 2015Inventors: Chaw-Sing Ho, Reynaldo Villavelez, Xin Ping Cao
-
Patent number: 9023719Abstract: A method of fabricating a semiconductor device, such as a three-dimensional monolithic NAND memory string, includes etching a select gate electrode over a first gate insulating layer over a substrate to form an opening, forming a second gate insulating layer over the sidewalls of the opening, forming a sacrificial spacer layer over the second gate insulating layer on the sidewalls of the opening, and etching the first gate insulating layer over the bottom surface of the opening to expose the substrate, removing the sacrificial spacer layer to expose the second gate insulating layer over the sidewalls of the opening, and forming a protrusion comprising a semiconductor material within the opening and contacting the substrate, wherein the second gate insulating layer is located between the select gate electrode and first and second side surfaces of the protrusion.Type: GrantFiled: March 25, 2014Date of Patent: May 5, 2015Assignee: SanDisk Technologies Inc.Inventors: Jayavel Pachamuthu, Johann Alsmeier, Raghuveer S. Makala, Yao-Sheng Lee
-
Patent number: 9025266Abstract: A semiconductor integrated circuit device has a p-type substrate to which a ground voltage is applied and a floating-type NMOSFET which is integrated on the p-type substrate and to which a negative voltage lower than the ground voltage is applied. The floating-type NMOSFET includes an n-type buried layer buried in the p-type substrate, a high voltage n-type well formed on the n-type buried layer and floats electrically, a p-type drift region formed in the n-type well, an n-type drain region and an-type source region formed in the p-type drift region, and a gate electrode formed on a channel region interposed between the n-type drain region and the n-type source region. The high voltage n-type well includes an n-type tunnel region, with a higher impurity concentration than that of the high voltage n-type well, inside a peripheral region formed so as to surround the p-type drift region.Type: GrantFiled: June 14, 2013Date of Patent: May 5, 2015Assignee: Rohm Co., Ltd.Inventor: Yasuhiro Miyagoe
-
Patent number: 9024373Abstract: Semiconductor devices have transistors capable of adjusting threshold voltages through a body bias effect. The semiconductor devices include transistors having a front gate on a substrate, a back gate between adjacent transistors, and a carrier storage layer configured to surround the back gate and to trap a carrier. A threshold voltage of a transistor may be changed in response to voltage applied to the back gate. Related fabrication methods are also described.Type: GrantFiled: March 5, 2013Date of Patent: May 5, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jun Soo Kim, Dong Jin Lee
-
Publication number: 20150117117Abstract: The present disclosure relates to a memory cell comprising a vertical selection gate extending in a trench made in a substrate, a floating gate extending above the substrate, and a horizontal control gate extending above the floating gate, wherein the floating gate also extends above a portion of the vertical selection gate over a non-zero overlap distance. Application mainly to the production of a split gate memory cell programmable by hot-electron injection.Type: ApplicationFiled: October 30, 2014Publication date: April 30, 2015Inventors: Francesco La Rosa, Stephan Niel, Julien Delalleau, Arnaud Regnier
-
Publication number: 20150117110Abstract: Technologies are generally related to a connecting storage gate memory device, system, and method of manufacture.Type: ApplicationFiled: October 30, 2014Publication date: April 30, 2015Inventor: Zhijiong Luo
-
Patent number: 9018690Abstract: A memory device, and method of make same, having a substrate of semiconductor material of a first conductivity type, first and second spaced-apart regions in the substrate of a second conductivity type, with a channel region in the substrate therebetween, a conductive floating gate over and insulated from the substrate, wherein the floating gate is disposed at least partially over the first region and a first portion of the channel region, a conductive second gate laterally adjacent to and insulated from the floating gate, wherein the second gate is disposed at least partially over and insulated from a second portion of the channel region, and a stressor region of embedded silicon carbide formed in the substrate underneath the second gate.Type: GrantFiled: September 28, 2012Date of Patent: April 28, 2015Assignee: Silicon Storage Technology, Inc.Inventors: Mandana Tadayoni, Nhan Do
-
Patent number: 9019740Abstract: A memory includes an array of memory cells including a plurality of memory cells with a common source, wherein each of the plurality of memory cells with a common source includes two sub-memory cells, each of the sub-memory cells corresponds to a bit line, and the respective bits are electrically independent. Each of the sub-memory cells in the memory according to the disclosure corresponds to a bit line, and the respective bit lines are electrically independent, thereby effectively avoiding interference to other memory cells which will not be programmed during a program operation.Type: GrantFiled: November 19, 2012Date of Patent: April 28, 2015Assignee: Shanghai Huahong Grace Semiconductor Manufacturing CorporationInventors: Hong Jiang, Yi Xu, Jun Xiao, Weiran Kong, Binghan Li
-
Publication number: 20150108561Abstract: Provided is a semiconductor device and a method of fabricating the same. The method may include forming trenches in a substrate and lower gate patterns on the substrate between the trenches, forming sacrificial patterns filling the trenches, forming a porous insulating layer on the lower gate patterns to cover top surfaces of the sacrificial patterns, removing the sacrificial patterns through pores of the porous insulating layer to form air gaps surrounded by the trenches and the porous insulating layer, and forming a liner insulating layer on inner surfaces of the trenches through the pores of the porous insulating layer.Type: ApplicationFiled: October 9, 2014Publication date: April 23, 2015Inventors: HyoJoong Kim, Songha Oh, Changgoo Jung
-
Patent number: 9012970Abstract: A memory array including a plurality of memory cells. In one embodiment, each memory cell is coupled to an electrically conductive gate material. A word line is coupled to the gate material at a contact interface level. A pair of pillars is comprised of an insulating material that extends below the contact interface level. Also, a method to prevent a gate contact from electrically connecting to a source contact for a plurality of memory cells on a substrate. The method includes depositing and etching gate material to partially fill a space between the pillars and to form a word line for the memory cells, forming a pair of pillars comprised of an insulating material and depositing a gate contact between the pair of pillars such that the gate contact electrically couples the gate material at a contact interface level and the insulating material extends below the contact interface level.Type: GrantFiled: August 16, 2012Date of Patent: April 21, 2015Assignee: International Business Machines CorporationInventors: Matthew J. BrightSky, Chung H. Lam, Gen P. Lauer
-
Patent number: 9012971Abstract: A semiconductor device includes a channel layer protruding from a substrate and having protrusions extending from a sidewall thereof. Floating gates surrounding the channel layer are provided between the protrusions. Control gates surrounding the floating gates are stacked along the channel layer. Interlayer insulating layers are interposed between the control gates stacked along the channel layer. A level difference exists between a lateral surface of each of the floating gates, and a lateral surface of each of the protrusions.Type: GrantFiled: December 13, 2012Date of Patent: April 21, 2015Assignees: SK Hynix Inc., Tohoku UniversityInventors: Moon Sik Seo, Tetsuo Endoh
-
Patent number: 9012969Abstract: A device isolation film has a first height in a first area and a second height higher than the first height in a second area. The first area includes a first end of a dummy memory transistor facing a memory string and a part of a device isolation film adjacent thereof. The second area includes a second end of the dummy memory transistor facing a select transistor and a part of the device isolation film adjacent thereof.Type: GrantFiled: September 20, 2011Date of Patent: April 21, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Takeshi Kamigaichi
-
Patent number: 9012317Abstract: A method is provided for forming a flash memory. The method includes providing a semiconductor substrate; and forming a first dielectric layer. The method also includes forming a first semiconductor layer on a surface of the first dielectric layer; and performing an ion implantation onto a portion of the first semiconductor layer corresponding to a position of a subsequently formed floating gate. Further, the method includes performing an oxygen ion implantation process onto a portion of the first semiconductor layer between the position of the subsequently formed floating gate and the position of a subsequently formed first select gate to form an oxide layer; and forming a second dielectric layer having an opening exposing the position of the first select gate. Further, the method also includes forming a second semiconductor layer on the second dielectric layer; and forming a flash cell and a select gate structure.Type: GrantFiled: February 28, 2014Date of Patent: April 21, 2015Assignees: Semiconductor Manufacturing International (Beijing) Corporation, Semiconductor Manufacturing International (Shanghai) CorporationInventor: Yong Chen
-
Patent number: 9012968Abstract: A non-volatile semiconductor memory device with good write/erase characteristics is provided. A selection gate is formed on a p-type well of a semiconductor substrate via a gate insulator, and a memory gate is formed on the p-type well via a laminated film composed of a silicon oxide film, a silicon nitride film, and a silicon oxide film. The memory gate is adjacent to the selection gate via the laminated film. In the regions on both sides of the selection gate and the memory gate in the p-type well, n-type impurity diffusion layers serving as the source and drain are formed. The region controlled by the selection gate and the region controlled by the memory gate located in the channel region between said impurity diffusion layers have the different charge densities of the impurity from each other.Type: GrantFiled: April 18, 2013Date of Patent: April 21, 2015Assignee: Renesas Electronics CorporationInventors: Digh Hisamoto, Shinichiro Kimura, Kan Yasui, Nozomu Matsuzaki
-
Patent number: 9012972Abstract: A nonvolatile semiconductor storage device includes a semiconductor substrate; a first insulating film disposed above the semiconductor substrate; a first electrode film disposed above the first insulating film; a second insulating film disposed above the first electrode film; a second electrode film disposed above the second insulating film; a third electrode film filling a first trench and overlying the second electrode film, the first trench having a first width and a first depth and extending through the second electrode film and the second insulating film and into the first electrode film; and a first barrier metal film and a first metal film disposed above the third electrode film; wherein the third electrode film above the second electrode film has a first thickness equal to or less than ½ of the first width of the first trench.Type: GrantFiled: September 6, 2013Date of Patent: April 21, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Hisakazu Matsumori, Hideto Takekida, Akira Mino, Jun Murakami
-
Patent number: 9012980Abstract: A method of manufacturing a semiconductor device includes forming a charge compensation device structure in a semiconductor substrate. The method further includes measuring a value of an electric characteristic related to the charge compensation device. At least one of proton irradiation and annealing parameters are adjusted based on the measured value. Based on the at least one of the adjusted proton irradiation and annealing parameters the semiconductor substrate is irradiated with protons, and thereafter, the semiconductor substrate is annealed.Type: GrantFiled: December 4, 2013Date of Patent: April 21, 2015Assignee: Infineon Technologies AGInventors: Hans-Joachim Schulze, Hans Weber, Werner Schustereder, Wolfgang Jantscher, Helmut Strack
-
Publication number: 20150102398Abstract: Non-volatile floating gate devices and approaches involve setting or maintaining threshold voltage characteristics relative to thermal processing. In connection with various embodiments, a floating gate device includes a polycrystalline silicon material having an impurity therein. The impurity interacts with the polycrystalline material to resist changes in grain size of the polycrystalline silicon material during thermal processing, and setting charge storage characteristics relative to threshold voltages for the floating gate device.Type: ApplicationFiled: December 18, 2014Publication date: April 16, 2015Inventors: Henderikus Albert Van der Vegt, Guido Jozef Maria Dormans, Johan Dick Boter, Guoqiao Tao
-
Patent number: 9006814Abstract: A semiconductor memory device includes a substrate including a cell region and a peripheral region, word lines on the substrate of the cell region, each of the word lines including a charge storing part and a control gate electrode sequentially stacked, and a peripheral gate pattern on the substrate of the peripheral region. Each of the control gate electrode and the peripheral gate pattern includes a high-carbon semiconductor pattern and a low-carbon semiconductor pattern, the low-carbon semiconductor pattern being on the high-carbon semiconductor pattern.Type: GrantFiled: May 29, 2014Date of Patent: April 14, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-Hwang Sim
-
Patent number: 9006811Abstract: One embodiment of a semiconductor device includes a fin on a first side of a semiconductor body. The semiconductor device further includes a body region of a second conductivity type in at least a part of the fin. The semiconductor device further includes a drain extension region of a first conductivity type, a source and a drain region of the first conductivity type, and a gate structure adjoining opposing walls of the fin. The body region and the drain extension region are arranged one after another between the source region and the drain region.Type: GrantFiled: December 3, 2012Date of Patent: April 14, 2015Assignee: Infineon Technologies Austria AGInventors: Andreas Meiser, Christian Kampen
-
Patent number: 9006812Abstract: In general, according to one embodiment, a nonvolatile semiconductor memory device includes a memory cell region and a peripheral region. The memory cell region includes first element isolation regions, first semiconductor regions, a first gate insulating film, a charge storage layer, a second gate insulating film, and a control gate electrode. The first element isolation regions separate a semiconductor layer and include a first insulating film. The first semiconductor regions are separated by the first element isolation regions. The peripheral region includes a second element isolation region a second insulating film. Each of the first element isolation regions includes a first and a second portion. A step is present between the first and the second portion. At least part of a side surface and a lower end of the second element isolation region are surrounded by the semiconductor layer.Type: GrantFiled: August 30, 2013Date of Patent: April 14, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Karin Takayama, Koichi Matsuno, Naoki Kai
-
Patent number: 9006813Abstract: A nonvolatile memory device includes gate structures formed over a substrate, each gate structure including a tunnel insulating layer, a floating gate, an inter-gate dielectric layer, and a control gate that are sequentially stacked, a protective layer formed on sidewalls of the floating gate, and a second insulating layer covering the gate structures and having an air gap formed between the gate structures, wherein an adhesive strength between the second insulating layer and the protective layer is smaller than an adhesive strength between the second insulating layer and the gate structure.Type: GrantFiled: December 18, 2012Date of Patent: April 14, 2015Assignee: SK Hynix Inc.Inventor: Jeong-Seob Oh
-
Patent number: 9006093Abstract: A method of making a semiconductor structure includes forming a select gate stack on a substrate. The substrate includes a non-volatile memory (NVM) region and a high voltage region. The select gate stack is formed in the NVM region. A charge storage layer is formed over the NVM region and the high voltage region of the substrate. The charge storage layer includes charge storage material between a bottom layer of dielectric material and a top layer of dielectric material. The charge storage material in the high voltage region is oxidized while the charge storage material in the NVM region remains unoxidized.Type: GrantFiled: June 27, 2013Date of Patent: April 14, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Cheong Min Hong, Sung-Taeg Kang, Jane A. Yater
-
Publication number: 20150097224Abstract: A system and method for providing electrical isolation between closely spaced devices in a high density integrated circuit (IC) are disclosed herein. An integrated circuit (IC) comprising a substrate, a first device, a second device, and a trench in the substrate and a method of fabricating the same are also discussed. The trench is positioned between first and second devices and comprises a first filled portion and a second filled portion. The first filled portion of the trench comprises a dielectric material that forms a buried trench isolation for providing electrical isolation between the first and second devices.Type: ApplicationFiled: October 8, 2013Publication date: April 9, 2015Applicant: Spansion LLCInventors: Lei XUE, Ching-Huang LU, Simon Siu-Sing CHAN
-
Publication number: 20150098274Abstract: A three-dimensional integrated circuit non-volatile memory array includes a memory array with first and second NAND memory cell string stacks having opposite orientations, where each NAND memory cell string includes a plurality of transistors and a source line contact connected in series between a bit line and string extension region which extends from the source line contact and past a first self-aligned SSL gate electrode located on a peripheral end of the NAND memory cell string, and also includes a string select transistor formed with a second self-aligned SSL connected in series between the bit line and the plurality of transistors, where the first and second self-aligned SSL gate electrodes are shared between adjacent NAND memory cell strings having opposite orientations.Type: ApplicationFiled: August 15, 2014Publication date: April 9, 2015Applicant: CONVERSANT IP MANAGEMENT INC.Inventor: Hyoung Seub Rhie
-
Publication number: 20150097223Abstract: A device comprises a control gate structure over a substrate, a memory gate structure over the substrate, wherein the memory gate structure comprises a memory gate electrode and a memory gate spacer, and wherein the memory gate spacer is over the memory gate electrode, a charge storage layer formed between the control gate structure and the memory gate structure, wherein the charge storage layer is an L-shaped structure, a first spacer along a sidewall of the memory gate structure, a first drain/source region formed in the substrate and adjacent to the memory gate structure and a second drain/source region formed in the substrate and adjacent to the control gate structure.Type: ApplicationFiled: October 4, 2013Publication date: April 9, 2015Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chang-Ming Wu, Shih-Chang Liu, Chia-Shiung Tsai