With Additional Contacted Control Electrode Patents (Class 257/316)
-
Patent number: 9324729Abstract: According to one embodiment, a non-volatile memory device includes electrodes, one semiconductor layer, conductive layers, and first and second insulating films. The electrodes are arranged side by side in a first direction. The semiconductor layer extends into the electrodes in the first direction. The conductive layers are provided between each electrode and the semiconductor layer and separated from each other in the first direction. The first insulating film extends between the conductive layers and the semiconductor layer in the first direction. The second insulating film is provided between each electrode and the conductive layers. The conductive layers become smaller in a thickness as the conductive layers are closer to an end in the first direction or a direction opposite to the first direction. The second insulating film includes a first film contacting the conductive layers, and a second film provided between each electrode and the first film.Type: GrantFiled: September 11, 2014Date of Patent: April 26, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Masaaki Higuchi, Katsuyuki Sekine, Makoto Fujiwara
-
Patent number: 9318208Abstract: A method for operating a small-area EEPROM array is disclosed. The small-area EEPROM array comprises bit lines, word lines, common source lines, and sub-memory arrays. The bit lines are divided into bit line groups. The word lines include a first word line. The common source lines include a first common source line. Each sub-memory array includes a first, second, third and fourth memory cells, which are connected with two bit line groups, a word line and a common source line. The first and second memory cells are symmetric. The third and fourth memory cells are symmetric. The group of the first and second memory cells and the group of the third and fourth memory cells are respectively positioned at two sides of the first common source line. The method operates all operation memory cells and uses special biases to program or erase memory cells massively in a single operation.Type: GrantFiled: December 17, 2014Date of Patent: April 19, 2016Assignee: Yield Microelectronics Corp.Inventors: Hsin-Chang Lin, Wen-Chien Huang, Ya-Ting Fan, Yang-Sen Yeh, Cheng-Ying Wu
-
Patent number: 9318396Abstract: A method of fabricating a flash memory includes providing a fin structure. The fin structure includes a floating gate material, an oxide layer and a semiconductive layer. An insulating layer is disposed at two sides of the fin structure. Then, a dielectric layer conformally covers the floating gate material and insulating layer. Later, a patterned first mask layer, a patterned second mask layer, and a control gate are stacked on the dielectric layer from bottom to top. The control gate crosses at least one fin structure. Next, at least one isotropic etching step is performed to entirely remove the exposed dielectric layer.Type: GrantFiled: April 22, 2015Date of Patent: April 19, 2016Assignee: Powerchip Technology CorporationInventors: Ming-Chen Lu, Chia-Ming Wu
-
Single-layer gate EEPROM cell, cell array including the same, and method of operating the cell array
Patent number: 9312014Abstract: A cell array portion of a single-layer gate EEPROM device includes a plurality of unit cells formed over a substrate to share a first well region in the substrate. Each of the plurality of unit cells includes a floating gate having a first part disposed over the first well region and a second part extending from the first part to have a stripe shape, a selection gate spaced apart from the floating gate and disposed to be parallel with the second part of the floating gate, and an active region disposed in the substrate to intersect the floating gate and the selection gate.Type: GrantFiled: February 4, 2014Date of Patent: April 12, 2016Assignee: SK HYNIX INC.Inventors: Young Joon Kwon, Sung Kun Park -
Patent number: 9312396Abstract: A nonvolatile semiconductor memory transistor includes an island-shaped semiconductor having a source region, a channel region, and a drain region formed in this order from the silicon substrate side, a floating gate arranged so as to surround the outer periphery of the channel region with a tunnel insulating film interposed between the floating gate and the channel region, a control gate arranged so as to surround the outer periphery of the floating gate with an inter-polysilicon insulating film interposed between the control gate and the floating gate, and a control gate line electrically connected to the control gate and extending in a predetermined direction. The inter-polysilicon insulating film is interposed between the floating gate and the lower and inner side surfaces of the control gate and between the floating gate and the lower surface of the control gate line.Type: GrantFiled: August 27, 2015Date of Patent: April 12, 2016Assignee: UNISANTIS ELECTRONICS SINGAPORE PTE LTD.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 9299715Abstract: A non-volatile semiconductor memory device with good write/erase characteristics is provided. A selection gate is formed on a p-type well of a semiconductor substrate via a gate insulator, and a memory gate is formed on the p-type well via a laminated film composed of a silicon oxide film, a silicon nitride film, and a silicon oxide film. The memory gate is adjacent to the selection gate via the laminated film. In the regions on both sides of the selection gate and the memory gate in the p-type well, n-type impurity diffusion layers serving as the source and drain are formed. The region controlled by the selection gate and the region controlled by the memory gate located in the channel region between said impurity diffusion layers have the different charge densities of the impurity from each other.Type: GrantFiled: April 13, 2015Date of Patent: March 29, 2016Assignee: Renesas Electronics CorporationInventors: Digh Hisamoto, Shinichiro Kimura, Kan Yasui, Nozomu Matsuzaki
-
Patent number: 9299567Abstract: A manufacturing method of MIS (Metal Insulator Semiconductor)-type semiconductor device includes the steps of: forming a zirconium oxynitride (ZrON) layer; forming an electrode layer containing titanium nitride (TiN) on the zirconium oxynitride (ZrON) layer; and heating the electrode layer.Type: GrantFiled: February 3, 2014Date of Patent: March 29, 2016Assignee: Toyoda Gosei Co., Ltd.Inventors: Kiyotaka Mizukami, Takahiro Sonoyama, Toru Oka, Junya Nishii
-
Patent number: 9293471Abstract: A semiconductor apparatus including a first stacked structure and a second stacked structure is provided. The first stacked structure and the second stacked structure are arranged along a first direction, and extended along a second direction perpendicular to the first direction. The first stacked structure includes a first operating portion and a first supporting portion. The first operating portion and the first supporting portion are alternately arranged along the second direction. A width of the first operating portion along the first direction is smaller than a width of the first supporting portion along the first direction.Type: GrantFiled: October 27, 2014Date of Patent: March 22, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Shih-Hung Chen
-
Patent number: 9293204Abstract: A memory device, and method of making the same, in which a trench is formed into a substrate of semiconductor material. The source region is formed under the trench, and the channel region between the source and drain regions includes a first portion that extends substantially along a sidewall of the trench and a second portion that extends substantially along the surface of the substrate. The floating gate is disposed in the trench, and is insulated from the channel region first portion for controlling its conductivity. A control gate is disposed over and insulated from the channel region second portion, for controlling its conductivity. An erase gate is disposed at least partially over and insulated from the floating gate. An electrically conductive coupling gate is disposed in the trench, adjacent to and insulated from the floating gate, and over and insulated from the source region.Type: GrantFiled: April 15, 2014Date of Patent: March 22, 2016Assignee: Silicon Storage Technology, Inc.Inventors: Nhan Do, Jinho Kim, Xian Liu
-
Patent number: 9287879Abstract: It is desirable to design and manufacture electronic chips that are resistant to modern reverse engineering techniques. Disclosed is a method and device that allows for the design of chips that are difficult to reverse engineer using modern teardown techniques. The disclosed device uses devices having the same geometry but different voltage levels to create different logic devices. Alternatively, the disclosed uses devices having different geometries and the same operating characteristics. Also disclosed is a method of designing a chip using these devices.Type: GrantFiled: October 30, 2012Date of Patent: March 15, 2016Assignee: Verisiti, Inc.Inventor: William Eli Thacker
-
Patent number: 9287291Abstract: A vertical channel 3D NAND array is configured for independent double gate operation, establishing two memory sites per frustum of a vertical channel column, and in addition, for multiple-bit-per-cell operation. The memory device can comprise even and odd stacks of conductive strips. Active pillars are arranged between corresponding even and odd stacks of conductive strips. A 3D array includes even memory cells accessible via the active pillars and conductive strips in the even stacks and odd memory cells accessible via the active pillars and conductive strips in the odd stacks of conductive strips. Control circuitry is configured to apply different bias voltages to the even and odd conductive strips, and execute a program operation by which more than one bit of data is stored in both the even memory cell and odd memory cell in a given frustum of a selected active strip.Type: GrantFiled: September 14, 2015Date of Patent: March 15, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hang-Ting Lue
-
Patent number: 9281208Abstract: A method of forming a semiconductor structure can include forming a photolithography mask on a silicon fin having a hard mask layer thereon extending in a first direction. A trench can be formed through the hard mask layer into the silicon fin using the photolithography mask, where the trench extends in a second direction to separate the silicon fin into first and second fin structures extending end-to-end in the first direction. A portion of the trench formed by the hard mask layer can be widened relative to a lower portion of the trench defined by the first and second fin structures.Type: GrantFiled: January 28, 2014Date of Patent: March 8, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Kim, Ji-Su Kang, Dong-Kyu Lee, Dong-Ho Cha
-
Patent number: 9281312Abstract: A non-volatile memory with a single gate-source common terminal and an operation method thereof are provided. The non-volatile memory includes a transistor and a capacitor structure both embedded in a semiconductor substrate. The transistor includes a first dielectric layer, a first electric-conduction gate and several first ion-doped regions. The capacitor structure includes a second dielectric layer, a second electric-conduction gate and a second ion-doped region. The memory may further include a third ion-doped region below the second dielectric layer. The first and second electric-conduction gates are electrically connected to form a single floating gate of the memory cell. The source and second ion-doped region are electrically connected to form a single gate-source common terminal.Type: GrantFiled: July 8, 2014Date of Patent: March 8, 2016Assignee: Yield Microelectronics Corp.Inventors: Hsin-Chang Lin, Ya-Ting Fan, Wen-Chien Huang
-
Patent number: 9276005Abstract: A memory cell includes source and drain regions in a substrate with a channel region therebetween, an erase gate over the source region, a floating gate over a first channel region portion, a control gate over the floating gate, and a wordline gate over a second channel region portion. A first logic device includes second source and drain regions in the substrate with a second channel region therebetween under a first logic gate. A second logic device includes third source and drain regions in the substrate with a third channel region therebetween under a second logic gate. The wordline gate and the first and second logic gates comprise the same conductive metal material. The second logic gate is insulated from the third channel region by first and second insulation. The first logic gate is insulated from the second channel region by the second insulation and not by the first insulation.Type: GrantFiled: December 4, 2014Date of Patent: March 1, 2016Assignee: Silicon Storage Technology, Inc.Inventors: Feng Zhou, Xian Liu, Nhan Do
-
Patent number: 9276006Abstract: A non-volatile memory cell including a substrate having first and second regions with a channel region therebetween. A floating gate is disposed over and insulated from a first portion of the channel region which is adjacent the first region. A select gate is disposed over and insulated from a second portion of the channel region which is adjacent to the second region. The select gate includes a block of polysilicon material and a work function metal material layer extending along bottom and side surfaces of the polysilicon material block. The select gate is insulated from the second portion of the channel region by a silicon dioxide layer and a high K insulating material layer. A control gate is disposed over and insulated from the floating gate, and an erase gate is disposed over and insulated from the first region, and disposed laterally adjacent to and insulated from the floating gate.Type: GrantFiled: January 5, 2015Date of Patent: March 1, 2016Assignee: Silicon Storage Technology, Inc.Inventors: Chun-Ming Chen, Man-Tang Wu, Jeng-Wei Yang, Chien-Sheng Su
-
Patent number: 9269717Abstract: An EEPROM device, a forming method thereof, and a method for implementing an erase operation to the device are provided. The EEPROM device includes: a semiconductor substrate having active regions therein; a word line disposed on a first active region; float gate dielectric layers disposed on second active regions; float gates disposed on the float gate dielectric layers, wherein each of the float gates has a width larger than that of the second active region; control gates disposed on control gate dielectric layers which are disposed on the float gates; an isolation oxide layer disposed between the word line and the float gates along with the control gates; and bit line doping regions disposed on third active regions. Accordingly, an erase operation can be implemented from a bit line, and coupling ratios of a float gate to a control gate and to a bit line doping region can be improved.Type: GrantFiled: December 31, 2014Date of Patent: February 23, 2016Assignee: Shanghai Huahong Grace Semiconductor Manufacturing CorporationInventor: Tao Yu
-
Patent number: 9257298Abstract: Methods of patterning a target material layer are provided herein. The method includes steps of positioning a semiconductor wafer having the target material layer thereon in an etch chamber and of providing a flow of etch gases into the etch chamber, the flow of etch gases etchant gas comprising a plurality of gases. The semiconductor wafer has a patterned hardmask feature formed from a compound on the target material layer. The method also includes steps of etching the target material layer using the patterned hardmask feature as a mask feature, wherein one of the gases chemically alters the patterned hardmask feature and at least one of the gases chemically repairs the patterned hardmask feature so that the patterned hardmask feature retains its dimensions during the etching. Associated semiconductor wafer are also provided herein.Type: GrantFiled: March 28, 2014Date of Patent: February 9, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Yuan Ting, Chung-Wen Wu
-
Patent number: 9252149Abstract: A device including a drain, a channel, a floating gate, and a control gate. The channel surrounds the drain and has a channel area. The floating gate includes an active floating gate region that has an active floating gate region area. The control gate is coupled to the active floating gate region via a control capacitance, wherein the active floating gate region area is smaller than the channel area.Type: GrantFiled: April 30, 2012Date of Patent: February 2, 2016Assignee: Hewlett-Packard Development Company, L.P.Inventors: Ning Ge, Adam L. Ghozeil, Chaw Sing Ho, Trudy Benjamin
-
Patent number: 9252284Abstract: A display substrate and a method for manufacturing a display substrate are disclosed. In the method, a gate electrode is formed on a base substrate. An active pattern is formed using an oxide semiconductor. The active pattern partially overlaps the gate electrode. A first insulation layer pattern and a second insulation layer pattern are sequentially formed on the active pattern. The first insulation layer pattern and the second insulation layer pattern overlap the gate electrode. A third insulation layer is formed to cover the active pattern, the first insulation layer pattern and the second insulation layer pattern. Either the first insulation layer pattern or the second insulation layer pattern includes aluminum oxide. Forming the first insulation layer pattern and the second insulation layer pattern includes performing a backside exposure process using the gate electrode as an exposure mask.Type: GrantFiled: February 18, 2014Date of Patent: February 2, 2016Assignee: Samsung Display Co., Ltd.Inventors: Jong-Chan Lee, Yoon-Ho Khang, Su-Hyoung Kang, Dong-Jo Kim, Ji-Seon Lee, Myoung-Geun Cha, Deuk-Myung Ji
-
Patent number: 9245788Abstract: A first photoresist layer is patterned with a first pattern that includes an opening in a region between areas of two adjacent via holes to be formed. The opening in the first photoresist is transferred into a template layer to form a line trench therein. The lateral dimension of the trench is reduced by depositing a contiguous spacer layer that does not fill the trench completely. An etch-resistant material layer is conformally deposited and fills the trench, and is subsequently recessed to form an etch-resistant material portion filling the trench. A second photoresist layer is applied and patterned with a second pattern, which includes an opening that includes areas of two via holes and an area therebetween. A composite pattern of an intersection of the second pattern and the complement of the pattern of the etch-resistant material portion is transferred through the template layer.Type: GrantFiled: April 11, 2012Date of Patent: January 26, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chiahsun Tseng, Jin Liu, Lei Zhuang
-
Patent number: 9236245Abstract: Atomic layer deposition (ALD) can be used to form a dielectric layer of zirconium aluminum oxynitride (ZrAlON) for use in a variety of electronic devices. Forming the dielectric layer may include depositing zirconium oxide using atomic layer deposition and precursor chemicals, followed by depositing aluminum nitride using precursor chemicals, and repeating. The dielectric layer may be used as the gate insulator of a MOSFET, a capacitor dielectric, and a tunnel gate insulator in flash memories.Type: GrantFiled: March 20, 2015Date of Patent: January 12, 2016Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 9236307Abstract: Some embodiments include integrated circuits having first and second transistors. The first transistor is wider than the second transistor. The first and second transistors have first and second active regions, respectively. Dielectric features are associated with the first active region and break up the first active region. The second active region is not broken up to the same extent as the first active region. Some embodiments include methods of forming transistors. Active areas of first and second transistors are formed. The active area of the first transistor is wider than the active area of the second transistor. Dielectric features are formed in the active area of the first transistor. The active area of the first transistor is broken up to a different extent than the active area of the second transistor. The active areas of the first and second transistors are simultaneously doped.Type: GrantFiled: May 1, 2015Date of Patent: January 12, 2016Assignee: Micron Technology, Inc.Inventor: Michael A. Smith
-
Patent number: 9236471Abstract: A semiconductor structure comprises a substrate having a first conductive type; a deep well having a second conductive type formed in the substrate; a first well having the first conductive type and a second well having the second conductive type both formed in the deep well and the second well spaced apart from the first well; a gate electrode formed on the substrate and disposed between the first and second wells; an isolation extending down from the surface of the substrate and disposed between the gate electrode and the second well; a conductive plug including a first portion and a second portion electrically connected to each other, and the first portion electrically connected to the gate electrode, and the second portion penetrating into the isolation. The bottom surface of the second portion of the conductive plug is covered by the isolation.Type: GrantFiled: April 15, 2014Date of Patent: January 12, 2016Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chiu-Te Lee, Ke-Feng Lin, Shu-Wen Lin, Kun-Huang Yu, Chih-Chung Wang, Te-Yuan Wu
-
Patent number: 9224755Abstract: High resolution active matrix structures are fabricated using techniques applicable to flexible substrates. A backplane layer including active semiconductor devices is formed using a semiconductor-on-insulator substrate. The substrate is thinned using a layer transfer technique or chemical/mechanical processing. Driver transistors are formed on the semiconductor layer of the substrate along with additional circuits that provide other functions such as computing or sensing. Contacts to passive devices such as organic light emitting diodes may be provided by heavily doped regions formed in the handle layer of the substrate and then isolated. A gate dielectric layer may be formed on the semiconductor layer, which functions as a channel layer, or the insulator layer of the substrate may be employed as a gate dielectric layer.Type: GrantFiled: September 6, 2013Date of Patent: December 29, 2015Assignee: GLOBALFOUNDRIES INC.Inventors: Stephen W. Bedell, Bahman Hekmatshoartabari, Ghavam G. Shahidi, Davood Shahrjerdi
-
Patent number: 9224611Abstract: A semiconductor structure and a manufacturing method and an operating method of the same are provided. The semiconductor structure includes a substrate, a main body structure, a first dielectric layer, a first conductive strip, a second conductive strip, a second dielectric layer, and a conductive structure. The main body structure is formed on the substrate, and the first dielectric layer is formed on the substrate and surrounding two sidewalls and a top portion of the main body structure. The first conductive strip and the second conductive strip are formed on two sidewalls of the first dielectric layer, respectively. The second dielectric layer is formed on the first dielectric layer, the first conductive strip, and the second conductive strip. The conductive structure is formed on the second dielectric layer.Type: GrantFiled: August 9, 2012Date of Patent: December 29, 2015Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shih-Hung Chen, Hang-Ting Lue
-
Patent number: 9219066Abstract: Method of manufacturing a semiconductor device includes forming, in a first region, a first trench through a second gate electrode film and an interelectrode insulating film, and a second trench partially extending into a sacrificial film in an isolation trench, filling the second trench with a first insulating film; forming a third gate electrode film above the second gate electrode film and into the first trench such that the third gate electrode film contacts the first gate electrode film; etching the third and the second gate electrode film, the interelectrode insulating film, and the first gate electrode film to form select gate electrodes in the first region and a group of memory-cell gate electrodes in the second region; removing the sacrificial film; and forming a second insulating film over the element regions and the isolation trench to define an unfilled gap in the isolation trench below the memory-cell gate electrodes.Type: GrantFiled: March 19, 2013Date of Patent: December 22, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Shoichi Miyazaki, Koichi Matsuno
-
Patent number: 9209170Abstract: A device comprising an electrostatic discharge protection structure (8), an ion sensitive field effect transistor (ISFET) having a floating gate (5,6,7,9,10), and a sensing layer (12) located above the floating gate. The device is configured such that the electrical impedance from the sensing layer to the electrostatic discharge protection structure is less than the electrical impedance from the sensing layer to the floating gate. The device can be fabricated in a standard CMOS process.Type: GrantFiled: October 6, 2011Date of Patent: December 8, 2015Assignee: DNAE GROUP HOLDINGS LIMITEDInventors: David Garner, Hua Bai
-
Patent number: 9209030Abstract: According to one embodiment, a nonvolatile memory includes the following structure. A first gate insulating film, a first floating gate, a second gate insulating film and a gate electrode are stacked on a semiconductor region between source and drain electrodes. A second floating gate is formed on a first side surface of the first floating gate. A first insulating film is formed between the first and second floating gates and has an air gap. A third floating gate is formed on a second side surface of the first floating gate on the opposite side of the first side surface. A second insulating film is formed between the first and third floating gates.Type: GrantFiled: August 6, 2013Date of Patent: December 8, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Daisaburo Takashima
-
Patent number: 9202860Abstract: A method for fabricating a capacitor includes: (1) forming a bottom electrode on a substrate; (2) forming a template layer on the bottom electrode; (3) performing a plurality of atomic layer deposition (ALD) cycles by using water vapor as an oxidant thereby depositing a first TiO2 layer on the template layer; and (4) performing ozone pulse and purge step to transform entire thickness of the first TiO2 layer into rutile phase.Type: GrantFiled: January 6, 2014Date of Patent: December 1, 2015Assignee: NANYA TECHNOLOGY CORP.Inventors: Chun-I Hsieh, Vishwanath Bhat
-
Patent number: 9190454Abstract: A memory device according to an embodiment, includes a substrate, two or more resistance change memory cells stacked on the substrate, two or more transistors stacked on the substrate, and two or more wirings stacked on the substrate. One of the memory cells and one of the transistors are connected to each other via one of the wirings.Type: GrantFiled: July 24, 2013Date of Patent: November 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Masumi Saitoh, Takayuki Ishikawa, Shosuke Fujii, Kiyohito Nishihara
-
Patent number: 9190472Abstract: Apparatuses, such as memory devices, memory cell strings, and electronic systems, and methods of forming such apparatuses are shown. One such apparatus includes a channel region that has a minority carrier lifetime that is lower at one or more end portions, than in a middle portion. Other apparatuses and methods are also disclosed.Type: GrantFiled: June 2, 2014Date of Patent: November 17, 2015Assignee: Micron Technology, Inc.Inventors: Paolo Tessariol, Aurelio Giancarlo Mauri, Akira Goda, Yijie Zhao
-
Patent number: 9165937Abstract: Semiconductor devices, such as three-dimensional memory devices, include a memory array including a stack of conductive tiers and a stair step structure. The stair step structure is positioned between first and second portions of the memory array and includes contact regions for respective conductive tiers of the stack of conductive tiers. The first portion of the memory array includes a first plurality of select gates extending in a particular direction over the stack. The second portion of the memory array includes a second plurality of select gates also extending in the particular direction over the stack of conductive tiers. Methods of forming and methods of operating such semiconductor devices, including vertical memory devices, are also disclosed.Type: GrantFiled: July 1, 2013Date of Patent: October 20, 2015Assignee: Micron Technology, Inc.Inventors: Aaron Yip, Qiang Tang, Chang Wan Ha
-
Patent number: 9165786Abstract: Methods of etching back an oxide-nitride-oxide (ONO) layer of a 3-d flash memory cell without breaking vacuum are described. The methods include recessing the two outer silicon oxide dielectric layers to expose the flanks of the thin silicon nitride layer. The silicon nitride layer is then etched back from all exposed sides to hasten the process on the same substrate processing mainframe. Both etching back the silicon oxide and etching back the silicon nitride use remotely excited fluorine-containing apparatuses attached to the same mainframe to facilitate performing both operations without an intervening atmospheric exposure. The process may also be reversed such that the silicon nitride is etched back first.Type: GrantFiled: August 5, 2014Date of Patent: October 20, 2015Assignee: Applied Materials, Inc.Inventors: Vinod R. Purayath, Randhir Thakur, Nitin K. Ingle
-
Patent number: 9165924Abstract: A method for fabricating a vertical channel type nonvolatile memory device includes: alternately forming a plurality of sacrificial layers and a plurality of interlayer dielectric layers over a semiconductor substrate; etching the sacrificial layers and the interlayer dielectric layers to form a plurality of first openings for channel each of which exposes the substrate; filling the first openings to form a plurality of channels protruding from the semiconductor substrate; etching the sacrificial layers and the interlayer dielectric layers to form second openings for removal of the sacrificial layers between the channels; exposing side walls of the channels by removing the sacrificial layers exposed by the second openings; and forming a tunnel insulation layer, a charge trap layer, a charge blocking layer, and a conductive layer for gate electrode on the exposed sidewalls of the channels.Type: GrantFiled: March 7, 2013Date of Patent: October 20, 2015Assignee: SK Hynix Inc.Inventors: Heung-Jae Cho, Yong-Soo Kim, Beom-Yong Kim, Won-Joon Choi, Jung-Ryul Ahn
-
Patent number: 9159843Abstract: To improve the electric performance and reliability of a semiconductor device. A memory gate electrode of a split gate type nonvolatile memory is a metal gate electrode formed from a stacked film of a metal film 6a and a silicon film 6b over the metal film 6a. In an upper end part of the metal film 6a, a metal oxide portion 17 is formed by oxidation of a part of the metal film 6a. A control gate electrode of the split gate type nonvolatile memory is a metal gate electrode formed from a stacked film of a metal film 4a and the silicon film 4b over the metal film 4a.Type: GrantFiled: May 21, 2012Date of Patent: October 13, 2015Assignee: Renesas Electronics CorporationInventors: Kentaro Saito, Kazumasa Yanagisawa, Yasushi Ishii, Koichi Toba
-
Patent number: 9159747Abstract: According to one embodiment, a display device includes a substrate unit, a thin film transistor, a pixel electrode and a display layer. The substrate unit includes a substrate, a first insulating layer provided on the substrate, and a second insulating layer provided on the first insulating layer. The thin film transistor is provided on the substrate unit and includes a gate electrode provided on the second insulating layer, a semiconductor layer of an oxide separated from the gate electrode, a gate insulation layer provided between the gate electrode and the semiconductor layer, a first conductive portion, a second conductive portion, and a third insulating layer. The pixel electrode is connected to one selected from the first and second conductive portions. The display layer is configured to have a light emission or a change of optical characteristic occurring according to a charge supplied to the pixel electrode.Type: GrantFiled: February 7, 2014Date of Patent: October 13, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Shintaro Nakano, Tomomasa Ueda, Kentaro Miura, Nobuyoshi Saito, Tatsunori Sakano, Yuya Maeda, Hajime Yamaguchi
-
Patent number: 9147693Abstract: An array of memory cells has a conductive pillar and a plurality of first and second memory cells coupled in series by the conductive pillar. Each first memory cell has a respective portion of a first charge trap adjacent to the conductive pillar and a respective first control gate adjacent to the respective portion of the first charge trap. Each second memory cell has a respective portion of a second charge trap adjacent to the conductive pillar and a respective second control gate adjacent to the respective portion of the second charge trap. Each first control gate is electrically isolated from each second control gate. A single select transistor may selectively couple the plurality of first memory cells and the plurality of second memory cells to one of a source line and a data line.Type: GrantFiled: November 14, 2012Date of Patent: September 29, 2015Assignee: Micron Technology, Inc.Inventor: Theodore T. Pekny
-
Patent number: 9142660Abstract: A transistor structure is formed to include a substrate and, overlying the substrate, a source; a drain; and a channel disposed vertically between the source and the drain. The channel is coupled to a gate conductor that surrounds the channel via a layer of gate dielectric material that surrounds the channel. The gate conductor is composed of a first electrically conductive material having a first work function that surrounds a first portion of a length of the channel and a second electrically conductive material having a second work function that surrounds a second portion of the length of the channel. A method to fabricate the transistor structure is also disclosed. The transistor structure can be characterized as being a vertical field effect transistor having an asymmetric gate.Type: GrantFiled: September 12, 2012Date of Patent: September 22, 2015Assignee: International Business Machines CorporationInventors: Dechao Guo, Shu-Jen Han, Keith Kwong Hon Wong, Jun Yuan
-
Patent number: 9136388Abstract: Provided is a structure of a transistor, which enables a so-called normally-off switching element, and a manufacturing method thereof. Provided is a structure of a semiconductor device which achieves high-speed response and high-speed operation by improving on characteristics of a transistor, and a manufacturing method thereof. Provided is a highly reliable semiconductor device. In the transistor in which a semiconductor layer, source and drain electrode layers, a gate insulating layer, and a gate electrode layer are stacked in that order. As the semiconductor layer, an oxide semiconductor layer which contains at least four kinds of elements of indium, gallium, zinc, and oxygen, and has a composition ratio (atomic percentage) of indium as twice or more as a composition ratio of gallium and a composition ratio of zinc, is used.Type: GrantFiled: July 16, 2012Date of Patent: September 15, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Masahiro Takahashi, Tatsuya Honda, Takehisa Hatano
-
Patent number: 9136394Abstract: This technology relates to a nonvolatile memory device and a method for fabricating the same. The nonvolatile memory device may include a pipe connection gate electrode over a substrate, one or more pipe channel layers formed within the pipe connection gate electrode, pairs of main channel layers each connected with the pipe channel layer and extended in a direction substantially perpendicular to the substrate, a plurality of interlayer insulating layers and a plurality of cell gate electrodes alternately stacked along the main channel layers, and metal silicide layers configured to be in contact with the pipe connection gate electrode. The electric resistance of the pipe connection gate electrode may be greatly reduced without deteriorating the characteristics of the memory layers by forming the metal silicide layers coming in contact with the pipe connection gate electrode.Type: GrantFiled: December 19, 2012Date of Patent: September 15, 2015Assignee: SK Hynix Inc.Inventors: Min-Soo Kim, Young-Jin Lee, Sung-Jin Whang
-
Patent number: 9136358Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes: a stacked body including a plurality of electrode layers and a plurality of first insulating layers; a first channel body layer penetrating the stacked body; a memory film; an interlayer insulating film provided on the stacked body; a selection gate electrode provided on the interlayer insulating film; a second channel body layer penetrating the selection gate electrode and the interlayer insulating film and connected to the first channel body; a gate insulating film provided between the selection gate electrode and the second channel body layer; a second insulating layer provided on the gate insulating film and on the selection gate electrode; a contact layer provided on the second insulating layer; and a diffusion layer provided between the contact layer and the second insulating layer and connected to the second channel body layer and the contact layer.Type: GrantFiled: September 6, 2013Date of Patent: September 15, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yoshihiro Akutsu, Hiroshi Shinohara, Ryota Katsumata
-
Patent number: 9130013Abstract: A method of manufacturing a semiconductor device includes forming isolation layers in a first direction at trenches at isolation regions defined at a semiconductor substrate and forming gate lines in a second direction crossing the first direction over the isolation layers and active regions defined between the isolation layers, performing a dry-etch process to remove the isolation layers, and forming an insulating layer over the semiconductor substrate to form a first air gap extending in the first direction in the trenches and a second air gap extending in the second direction between the gate lines.Type: GrantFiled: July 15, 2013Date of Patent: September 8, 2015Assignee: SK Hynix Inc.Inventors: Seung Cheol Lee, Yang Bok Lee
-
Patent number: 9123749Abstract: According to one embodiment, a nonvolatile semiconductor memory device comprises a semiconductor substrate, a first layer, a first conductive layer, a second conductive layer, an insulating layer, a block insulating layer formed on an inner surface of a pair of through holes formed in the insulating layer, the second conductive layer, and the first conductive layer, and on an inner surface of a connecting hole formed in the first layer and configured, a charge storage layer formed on the block insulating layer, a tunnel insulating layer formed on the charge storage layer, and a semiconductor pillar formed on the tunnel insulating layer. The semiconductor pillar includes a doped silicide layer which is formed in the insulating layer, a silicon layer formed in the second conductive layer and the first conductive layer, and a silicide layer formed in first layer.Type: GrantFiled: September 5, 2013Date of Patent: September 1, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Tomoya Kawai, Naoki Yasuda
-
Patent number: 9123822Abstract: A non-volatile memory cell includes a substrate of a first conductivity type with first and second spaced apart regions of a second conductivity type, forming a channel region therebetween. A select gate is insulated from and disposed over a first portion of the channel region which is adjacent to the first region. A floating gate is insulated from and disposed over a second portion of the channel region which is adjacent the second region. Metal material is formed in contact with the floating gate. A control gate is insulated from and disposed over the floating gate. An erase gate includes a first portion insulated from and disposed over the second region and is insulated from and disposed laterally adjacent to the floating gate, and a second portion insulated from and laterally adjacent to the control gate and partially extends over and vertically overlaps the floating gate.Type: GrantFiled: August 2, 2013Date of Patent: September 1, 2015Assignee: Silicon Storage Technology, Inc.Inventors: Jong-Won Yoo, Alexander Kotov, Yuri Tkachev, Chien-Sheng Su
-
Patent number: 9105667Abstract: A semiconductor device includes a first semiconductor layer, a second semiconductor layer and a third semiconductor layer. The second semiconductor layer is formed over the first semiconductor layer and includes a recess in a vertical direction towards the first semiconductor layer. The third semiconductor layer is formed in the recess of the second semiconductor layer and includes a seam or void in the recess.Type: GrantFiled: June 26, 2013Date of Patent: August 11, 2015Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Guanru Lee
-
Patent number: 9093321Abstract: A monolithic three dimensional NAND string includes a vertical semiconductor channel and a plurality of control gate electrodes in different device levels. The string also includes a blocking dielectric layer, a charge storage region and a tunnel dielectric. A first control gate electrode is separated from a second control gate electrode by an air gap located between the major surfaces of the first and second control gate electrodes and/or the charge storage region includes silicide nanoparticles embedded in a charge storage dielectric.Type: GrantFiled: November 18, 2014Date of Patent: July 28, 2015Assignee: SANDISK TECHNOLOGIES INC.Inventors: Raghuveer S. Makala, Johann Alsmeier, Yao-Sheng Lee
-
Patent number: 9093370Abstract: A memory device includes a selection structure disposed on a common conductive region and including an array of spaced-apart vertical semiconductor pillars electrically coupled to the common conductive region, first horizontal selection lines extending in parallel above the common conductive region and including sidewall surfaces that face sidewalls of the vertical semiconductor pillars, second horizontal selection lines extending in parallel above and transverse to the first horizontal selection lines and including sidewall surfaces that face sidewall surfaces of the vertical semiconductor pillars and at least one dielectric pattern interposed between the first horizontal selection lines and the vertical semiconductor pillars and between the second horizontal selection lines and the vertical semiconductor pillars. The memory device further includes a memory cell array disposed on the selection structure and comprising memory cells electrically coupled to the vertical semiconductor pillars.Type: GrantFiled: September 12, 2012Date of Patent: July 28, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Youngnam Hwang
-
Patent number: 9082865Abstract: A split-gate type nonvolatile memory device includes a semiconductor substrate having a first conductivity type, a deep well having a second conductivity type in the semiconductor substrate, a pocket well having the first conductivity type in the deep well, a source line region having the second conductivity type in the pocket well, an erase gate on the source line region, and a first floating gate and a first control gate stacked sequentially on the pocket well on a side of the erase gate. The pocket well is electrically isolated from the substrate by the deep well, so that a negative voltage applied to the pocket well may not adversely affect operation of other devices formed on the substrate.Type: GrantFiled: January 17, 2013Date of Patent: July 14, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Tea-Kwang Yu, Kwang-Tae Kim, Yong-Tae Kim, Bo-Young Seo, Yong-Kyu Lee, Hee-Seog Jeon
-
Patent number: 9082837Abstract: A process integration is disclosed for fabricating non-volatile memory (NVM) cells having recessed control gates (118, 128) on a first substrate area (111) which are encapsulated in one or more planar dielectric layers (130) prior to forming in-laid high-k metal select gates and CMOS transistor gates (136, 138) in first and second substrate areas (111, 113) using a gate-last HKMG CMOS process flow without interfering with the operation or reliability of the NVM cells.Type: GrantFiled: August 8, 2013Date of Patent: July 14, 2015Assignee: Freescale Semiconductor, Inc.Inventor: Asanga H. Perera
-
Patent number: 9082705Abstract: The present disclosure describes a method of forming a memory device. The method includes receiving a wafer substrate, forming a poly stack pattern on the wafer substrate, performing an ion implantation process to form a source and a drain in the wafer substrate, forming a memory gate and a control gate in the defined poly stack pattern, and forming a control gate in the control poly stack pattern. Forming the memory gate further includes performing a memory gate recess to bury the memory gate in an oxide layer.Type: GrantFiled: August 3, 2012Date of Patent: July 14, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Wei Ting, Kuo-Ching Huang, Chih-Yang Pai