With Additional Contacted Control Electrode Patents (Class 257/316)
-
Patent number: 8890231Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a first memory cell on the first fin-type active area, and a second memory cell on the second fin-type active area. Each of widths of charge storage layers of the first and second memory cells becomes narrower upward from below. Each of inter-electrode insulating layers of the first and second memory cells has a contact portion through which both are in contact with each other.Type: GrantFiled: September 5, 2012Date of Patent: November 18, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Ryuji Ohba
-
Patent number: 8890214Abstract: The present invention relates to a method of manufacturing sidewall spacers on a memory device. The method comprises forming sidewall spacers on a memory device having a memory array region and at least one peripheral circuit region by forming a first sidewall spacer adjacent to a word line in the memory array region and a second sidewall spacer adjacent to a transistor in the peripheral circuit region. The first sidewall spacer has a first thickness and the second sidewall spacer has a second thickness, wherein the second thickness is greater than the first thickness.Type: GrantFiled: December 22, 2011Date of Patent: November 18, 2014Assignee: Nan Ya Technology CorporationInventors: Panda Durga, Jaydip Guha, Robert Kerr
-
Patent number: 8890228Abstract: Provided are a semiconductor device and a method of manufacturing the same. The semiconductor device includes: a memory array on a first substrate; and a peripheral circuit on a second substrate, wherein the first substrate and the second substrate may be attached to each other so that the memory array and the peripheral circuit are electrically connected to each other.Type: GrantFiled: November 21, 2008Date of Patent: November 18, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung-jae Lee, Young-soo Park, Chang-bum Lee, Seung-eon Ahn, Ki-hwan Kim, Bo-soo Kang
-
Publication number: 20140332874Abstract: A semiconductor device includes a substrate, a first poly-silicon pattern on the substrate, a metal pattern on the first poly-silicon pattern, and an interface layer between the first poly-silicon pattern and the metal pattern. The interface layer may include at least one selected from the group of a metal-silicon oxynitride layer, a metal-silicon oxide layer, and a metal-silicon nitride layer.Type: ApplicationFiled: July 23, 2014Publication date: November 13, 2014Inventors: Jeonggil LEE, Tai-Soo LIM, HyunSeok LIM, Kihyun YUN, Hauk HAN, Myoungbum LEE
-
Publication number: 20140334229Abstract: Techniques for providing floating body memory devices are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor device comprising a floating gate, a control gate disposed over the floating gate, a body region that is electrically floating, wherein the body region is configured so that material forming the body region is contained under at least one lateral boundary of the floating gate, and a source region and a drain region adjacent the body region.Type: ApplicationFiled: July 28, 2014Publication date: November 13, 2014Applicant: MICRON TECHNOLOGY, INC.Inventor: Serguei OKHONIN
-
Patent number: 8885407Abstract: A memory device may include a plurality of cell pairs each including insulator regions interposed between opposing sides of at least one common word line gate and first and second vertical sides formed by a spacing within at least one semiconductor material; and at least one selector gate vertically aligned with the word line gate within the spacing configured to enable first and second source regions in the first and second vertical sides, respectively; wherein when the selector gate is enabled, the first and second source regions are connected to different source diffusion regions.Type: GrantFiled: January 19, 2011Date of Patent: November 11, 2014Inventor: Perumal Ratnam
-
Patent number: 8883592Abstract: A non-volatile memory including a substrate of a first conductivity type with first and second spaced apart regions formed therein of a second conductivity type with a channel region therebetween. A polysilicon metal gate word line is positioned over a first portion of the channel region and spaced apart therefrom by a high K dielectric layer. The metal portion of the word line is immediately adjacent to the high K dielectric layer. A polysilicon floating gate is immediately adjacent to and spaced apart from the word line, and positioned over and insulated from another portion of the channel region. A polysilicon coupling gate is positioned over and insulated from the floating gate. A polysilicon erase gate is positioned on another side of and insulated from the floating gate, positioned over and insulated from the second region, and immediately adjacent to but spaced apart from another side of the coupling gate.Type: GrantFiled: July 26, 2012Date of Patent: November 11, 2014Assignee: Silicon Storage Technology, Inc.Inventors: Alexander Kotov, Chien-Sheng Su
-
Patent number: 8884354Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a semiconductor substrate; an element isolation insulating film buried in the semiconductor substrate so as to isolate adjacent element; a memory cell having a first insulating film and a charge accumulation film; a second insulating film formed on the charge accumulation films of the memory cells and the element isolation insulating film; and a control electrode film formed on the second insulating film. An upper surface of the element isolation insulating film is lower than an upper surface of the charge accumulation film, the second insulating film is provided with a cell upper portion on the charge accumulation film and an inter-cell portion on the element isolation insulating film, and a dielectric constant of the cell upper portion is lower than a dielectric constant of the inter-cell portion.Type: GrantFiled: January 19, 2012Date of Patent: November 11, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Masayuki Tanaka
-
Patent number: 8884355Abstract: A nonvolatile semiconductor memory device includes: a stacked structural unit including a plurality of electrode films and a plurality of inter-electrode insulating films alternately stacked in a first direction; a first selection gate electrode stacked on the stacked structural unit in the first direction; a first semiconductor pillar piercing the stacked structural unit and the first selection gate electrode in the first direction; a first memory unit provided at an intersection of each of the electrode films and the first semiconductor pillar; and a first selection gate insulating film provided between the first semiconductor pillar and the first selection gate electrode, the first selection gate electrode including a first silicide layer provided on a face of the first selection gate electrode perpendicular to the first direction.Type: GrantFiled: March 19, 2010Date of Patent: November 11, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yosuke Komori, Hideaki Aochi, Ryota Katsumata, Masaru Kito, Yoshiaki Fukuzumi, Masaru Kidoh, Hiroyasu Tanaka, Megumi Ishiduki, Tomoko Fujiwara, Ryouhei Kirisawa, Yoshimasa Mikajiri, Shigeto Oota
-
Patent number: 8884353Abstract: A semiconductor memory device includes a source region, a drain region, a channel region, a charge storage layer, and a control gate electrode. The source region and drain region are formed separately from each other in a surface of a semiconductor substrate. The channel region is formed in the semiconductor substrate and located between the source region and the drain region. The charge storage layer is formed on the channel region with a first insulating film interposed therebetween. The control gate electrode is formed on the charge storage layer with a second insulating film interposed therebetween. The control gate has an upper corner portion rounded with a radius of curvature of 5 nm or more.Type: GrantFiled: April 22, 2011Date of Patent: November 11, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Tsurumi, Mitsuhiro Noguchi, Haruhiko Koyama
-
Patent number: 8878278Abstract: A NAND device has at least a 3×3 array of vertical NAND strings in which the control gate electrodes are continuous in the array and do not have an air gap or a dielectric filled trench in the array. The NAND device is formed by first forming a lower select gate level having separated lower select gates, then forming plural memory device levels containing a plurality of NAND string portions, and then forming an upper select gate level over the memory device levels having separated upper select gates.Type: GrantFiled: January 30, 2013Date of Patent: November 4, 2014Assignee: Sandisk Technologies Inc.Inventors: Johann Alsmeier, Raghuveer S. Makala, Xiying Costa, Yanli Zhang
-
Patent number: 8878281Abstract: Methods and apparatus for non-volatile memory cells. A memory cell includes a floating gate formed over a substrate with a tunneling dielectric over an upper surface of the floating gate and an erase gate over the tunneling dielectric. Sidewall dielectrics enclose the tunneling dielectric. Assist gates and coupling gates are formed on either side of the memory cell and are spaced from the floating gate of the memory cell by the sidewall dielectrics. Methods for forming memory cells include depositing a floating gate over a dielectric layer over a semiconductor substrate, depositing a tunneling dielectric over the floating gate, depositing an erase gate over the tunneling dielectric, patterning the erase gate, tunneling dielectric and floating gate to form memory cells having vertical sides, and depositing sidewall dielectrics on the vertical sides of the memory cells to seal the tunneling dielectrics. Additional steps are performed to complete the cells.Type: GrantFiled: May 23, 2012Date of Patent: November 4, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Jen Huang, Hung-Yueh Chen
-
Patent number: 8878280Abstract: The present invention provides a FinFET flash memory device and the method for manufacturing the same. The flash memory device is on an insulating layer, comprising: a first fin and a second fin, wherein the second fin is a control gate of the device; a gate dielectric layer, at side walls and top of the first fin and the second fin; source/drain regions, inside the first fin at both sides of a floating gate.Type: GrantFiled: February 24, 2011Date of Patent: November 4, 2014Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huilong Zhu, Haizhou Yin, Zhijiong Luo
-
Publication number: 20140319593Abstract: A split gate memory array includes a first row having memory cells; a second row having memory cells, wherein the second row is adjacent to the first row; and a plurality of segments. Each segment includes a first plurality of memory cells of the first row, a second plurality of memory cells of the second row, a first control gate portion which forms a control gate of each memory cell of the first plurality of memory cells, and a second control gate portion which forms a control gate of each memory cell of the second plurality of memory cells. The first control gate portion and the second control gate portion converge to a single control gate portion between neighboring segments of the plurality of segments.Type: ApplicationFiled: April 30, 2013Publication date: October 30, 2014Inventors: Jane A. YATER, Cheong Min HONG, Sung-Taeg KANG, Ronald J. SYZDEK
-
Publication number: 20140319594Abstract: A nonvolatile semiconductor storage device is disclosed including a semiconductor substrate; a gate insulating film formed above the semiconductor substrate; memory cell transistors formed above the gate insulating film, the memory cell transistors including a memory cell gate electrode, the memory cell gate electrode including a floating gate electrode having a first conductive film, an interelectrode insulating film, a control gate electrode having a stack of second conductive film and a metal film, and a first insulating film disposed one over the other; a sidewall film disposed so as to cover at least sidewalls of the metal film; and a second insulating film covering the memory cell gate electrode and the sidewall film.Type: ApplicationFiled: November 22, 2013Publication date: October 30, 2014Applicant: Kabushiki Kaisha ToshibaInventor: Yuya MATSUDA
-
Patent number: 8872249Abstract: The technology of the present invention relates to a non-volatile memory device and a fabrication method thereof. The non-volatile memory device includes channel layers protruding vertically from a substrate, a plurality of hole-supply layers and a plurality of gate electrodes, which are alternately stacked along the channel layers, and a memory film interposed between the channel layers and the gate electrodes and between the hole-supply layers and the gate electrodes. According to this technology, the hole-supply layers are formed between the memory cells such that sufficient holes are supplied to the memory cells during the erase operation of the memory cells, whereby the erase operation of the memory cells is smoothly performed without using the GIDL current, and the properties of the device are protected from being deteriorated due to program/erase cycling.Type: GrantFiled: September 5, 2012Date of Patent: October 28, 2014Assignee: SK Hynix Inc.Inventor: Sung-Wook Jung
-
Patent number: 8873291Abstract: An embodiment of a nonvolatile-memory device includes: a body accommodating at least a first semiconductor well and a second semiconductor well; an insulating structure; and at least one nonvolatile memory cell. The cell includes: at least one first control region in the first well; conduction regions in the second well; and a floating gate region, which extends over portions of the first well and of the second well, is capacitively coupled to the first control region and forms a floating-gate memory transistor with the conduction regions. The insulating structure includes: first insulating regions, which separate the floating gate region from the first control region and from the second well outside the conduction regions and have a first thickness; and second insulating regions, which separate the floating gate region from the first well outside the first control region and have a second thickness greater than the first thickness.Type: GrantFiled: June 25, 2013Date of Patent: October 28, 2014Assignee: STMicroelectronics S.r.l.Inventors: Fabrizio Torricelli, Luigi Colalongo, Anna Richelli, Zsolt Kovàcs-Vajna
-
Publication number: 20140312404Abstract: A structure and method provided for integrating SOI CMOS FETs and NVRAM memory devices. The structure includes a SOI substrate containing a semiconductor substrate, a SOI layer, and a BOX layer formed between the semiconductor substrate and the SOI layer. The SOI substrate includes predefined SOI device and NVRAM device regions. A SOI FET is formed in the SOI device region. The SOI FET includes portions of the BOX layer and SOI layers, an SOI FET gate dielectric layer, and a gate conductor layer. The structure further includes a NVRAM device formed in the NVRAM device region. The NVRAM device includes a tunnel oxide, floating gate, blocking oxide, and control gate layers. The tunnel oxide layer is coplanar with the portion of the BOX layer in the SOI device region. The floating gate layer is coplanar with the portion of the semiconductor layer in the SOI device region.Type: ApplicationFiled: April 18, 2013Publication date: October 23, 2014Applicant: International Business Machines CorporationInventors: Anthony I. Chou, Arvind Kumar
-
Publication number: 20140312406Abstract: To control a grain growth on laminated polysilicon films, a method of manufacturing a semiconductor device is provided. The method includes: forming a first polysilicon film (21) on a substrate (10); forming an interlayer oxide layer (22) on a surface of the first polysilicon film (21); forming a second polysilicon film (23) in contact with the interlayer oxide layer (22) above the first polysilicon film (21); and performing annealing at a temperature higher than a film formation temperature of the first and second polysilicon films in a gas atmosphere containing nitrogen, after formation of the second polysilicon film (23).Type: ApplicationFiled: February 5, 2014Publication date: October 23, 2014Applicant: Renesas Electronics CorporationInventors: Masao INOUE, Yoshiki MARUYAMA, Akio NISHIDA, Yorinobu KUNIMUNE, Kota FUNAYAMA
-
Publication number: 20140312405Abstract: A nonvolatile memory device includes a multi-finger type control gate formed over a substrate, a multi-finger type floating gate formed over the substrate and disposed close to the control gate with gaps defined therebetween, and spacers formed on sidewalls of the control gate and the floating gate, and filling the gaps.Type: ApplicationFiled: August 7, 2013Publication date: October 23, 2014Applicant: SK hynix Inc.Inventor: Sung-Kun PARK
-
Patent number: 8865582Abstract: Disclosed are methods for manufacturing floating gate memory devices and the floating gate memory devices thus manufactured. In one embodiment, the method comprises providing a monocrystalline semiconductor substrate, forming a tunnel oxide layer on the substrate, and depositing a protective layer on the tunnel oxide layer to form a stack of the tunnel oxide layer and the protective layer. The method further includes forming at least one opening in the stack, thereby exposing at least one portion of the substrate, and cleaning the at least one exposed portion with a cleaning liquid. The method still further includes loading the substrate comprising the stack into a reactor and, thereafter, performing an in-situ etch to remove the protective layer, using the at least one exposed portion as a source to epitaxially grow a layer comprising the monocrystalline semiconductor material, and forming the layer into at least one columnar floating gate structure.Type: GrantFiled: October 25, 2011Date of Patent: October 21, 2014Assignee: IMECInventors: Roger Loo, Matty Caymax, Pieter Blomme, Geert Van den Bosch
-
Patent number: 8865548Abstract: A method of making a non-volatile double-gate memory cell. The gate of the control transistor is formed with a relief of a semiconductor material on a substrate. The control gate of the memory transistor is formed with a sidewall of the relief of a semiconductor material configured to store electrical charge. A first layer is deposited so as to cover the stack of layers. The first layer is etched so as to form a first pattern juxtaposed on the relief. A second layer is formed on the first pattern. The second layer is etched so as to form on the first pattern a second pattern having a substantially plane upper face.Type: GrantFiled: January 8, 2013Date of Patent: October 21, 2014Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Christelle Charpin-Nicolle, Eric Jalaguier
-
Patent number: 8865579Abstract: A nonvolatile memory device includes gate electrodes three dimensionally arranged on a semiconductor substrate, a semiconductor pattern extending from the semiconductor substrate and crossing sidewalls of the gate electrodes, a metal liner pattern formed between the semiconductor pattern and formed on a top surface and a bottom surface of each of the gate electrodes, and a charge storage layer formed between the semiconductor pattern and the metal liner pattern.Type: GrantFiled: November 2, 2012Date of Patent: October 21, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sunwoo Lee, Sangwoo Lee, Changwon Lee, Jeonggil Lee
-
Patent number: 8866211Abstract: A nonvolatile memory device including a cell array area in which a plurality of unit cells are arranged at least in one direction includes a plurality of memory transistors formed in the respective unit cells. Each memory transistor includes a gate pattern in which a tunnel insulating layer, a floating gate, an inter-gate insulating layer, and a control gate are laminated, and first and second junction areas arranged on opposite sides of the gate pattern, wherein the gate patterns are separated in the one direction by unit cells. The nonvolatile memory device also includes a first conduction interconnection which extends in the one direction and is arranged in a position that overlaps the control gate and a plurality of first contacts, at least one of which is arranged for each of the control gates to connect the control gates and the first conduction interconnection.Type: GrantFiled: March 31, 2011Date of Patent: October 21, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Ryul Chang, Myoung-Kyu Park
-
Publication number: 20140307511Abstract: A memory device, and method of making the same, in which a trench is formed into a substrate of semiconductor material. The source region is formed under the trench, and the channel region between the source and drain regions includes a first portion that extends substantially along a sidewall of the trench and a second portion that extends substantially along the surface of the substrate. The floating gate is disposed in the trench, and is insulated from the channel region first portion for controlling its conductivity. A control gate is disposed over and insulated from the channel region second portion, for controlling its conductivity. An erase gate is disposed at least partially over and insulated from the floating gate. An electrically conductive coupling gate is disposed in the trench, adjacent to and insulated from the floating gate, and over and insulated from the source region.Type: ApplicationFiled: April 15, 2014Publication date: October 16, 2014Inventors: Nhan Do, Jinho Kim, Xian Liu
-
Patent number: 8859364Abstract: The present invention provides a manufacturing method of a non-volatile memory including forming a gate dielectric layer on a substrate; forming a floating gate on the gate dielectric layer; forming a first charge blocking layer on the floating gate; forming a nitride layer on the first charge blocking layer; forming a second charge blocking layer on the nitride layer; forming a control gate on the second charge blocking layer; and performing a treatment to the nitride layer to get a higher dielectric constant.Type: GrantFiled: January 13, 2014Date of Patent: October 14, 2014Assignee: MACRONIX International Co., Ltd.Inventors: Shaw-Hung Ku, Chi-Pei Lu, Chun-Lien Su
-
Patent number: 8860120Abstract: Consistent with various example embodiments, a field-controlling electrode applies a negative bias, relative to a source/drain electrode, increase voltage breakdown. The field-controlling electrode is located over a channel region and between source and drain electrodes, and adjacent a gate electrode. The field electrode shapes a field in a portion of the channel region laterally between the gate electrode and one of the source/drain electrodes, in response to a negative bias applied thereto.Type: GrantFiled: September 21, 2011Date of Patent: October 14, 2014Assignee: NXP, B.V.Inventors: Saad Kheder Murad, Ronaldus Johannus Martinus van Boxtel
-
Patent number: 8860116Abstract: A nonvolatile semiconductor memory of an aspect of the present invention including a plurality of first active areas which are provided in the memory cell array side-by-side in a first direction and which have a dimension smaller than a fabrication limit dimension obtained by lithography, a second active area provided between the first active areas adjacent in the first direction, a memory cell unit which is provided in each of the plurality of first active areas and which has memory cells and select transistors, and a linear contact which is connected to one end of the memory cell unit and which extends in the first direction, wherein an area in which the linear contact is provided is one semiconductor area to which the plurality of first active areas are connected by the plurality of second active areas, and the bottom surface of the linear contact is planar.Type: GrantFiled: August 25, 2009Date of Patent: October 14, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Sakaguchi, Hiroyuki Nitta
-
Patent number: 8853764Abstract: A method for forming a low Rdson LDNMOS and a high sheet resistance poly resistor and the resulting device are provided. Embodiments include forming first, second, and third STI regions in a substrate; forming a P-well in the substrate around the first STI region with a first mask; forming an N-drift region in the substrate between the P-well and the third STI region with the first mask; forming a dielectric layer over the substrate; forming a poly-silicon layer over the dielectric layer; performing an N-drain implant between the second and third STI regions with a second mask; performing a resistance adjustment implant in, but not through, the poly-silicon layer with the second mask; and patterning the poly-silicon and dielectric layers subsequent to performing the resistance adjustment implant to form a gate stack and a poly resistor, the poly resistor being formed over the third STI region and laterally separated from the gate stack.Type: GrantFiled: March 15, 2013Date of Patent: October 7, 2014Assignee: GLOBALFOUNDRIES Singapore Pte. LtdInventors: Guowei Zhang, Deyan Chen
-
SINGLE-LAYER GATE EEPROM CELL, CELL ARRAY INCLUDING THE SAME, AND METHOD OF OPERATING THE CELL ARRAY
Publication number: 20140293709Abstract: A cell array portion of a single-layer gate EEPROM device includes a plurality of unit cells formed over a substrate to share a first well region in the substrate. Each of the plurality of unit cells includes a floating gate having a first part disposed over the first well region and a second part extending from the first part to have a strip shape, a selection gate spaced apart from the floating gate and disposed to be parallel with the second part of the floating gate, and an active region disposed in the substrate to intersect the floating gate and the selection gate.Type: ApplicationFiled: February 4, 2014Publication date: October 2, 2014Applicant: SK HYNIX INC.Inventors: Young Joon KWON, Sung Kun PARK -
Publication number: 20140291747Abstract: A non-volatile memory device and a method for forming the non-volatile memory device are disclosed. During fabrication of the memory device, a tungsten salicide is utilized as an etch-stop layer in place of a conventionally used aluminum oxide to form channel pillars having a high aspect ratio. Use of the tungsten salicide is useful for eliminating an undesired etch-stop recess and an undesired floating gate that is formed when an Al oxide etch-stop layer is conventionally used.Type: ApplicationFiled: March 28, 2013Publication date: October 2, 2014Inventors: Fatma A. Simsek-Ege, Krishna K. Parat
-
Publication number: 20140291748Abstract: A semiconductor memory device includes a bit line, an active region formed in a semiconductor substrate, a plug formed on the active region and connecting the bit line to the active region, a memory cell which includes a first gate insulating film on the active region, a charge storage layer on the first gate insulating film, a first insulating film on the charge storage layer, and a control gate electrode on the first insulating film, a select transistor formed between the plug and the memory cell on the active region and including a second gate insulating film on the active region, a first electrode layer on the second gate insulating film, a second insulating film on the first electrode layer, and a second electrode layer on the second insulating film, and a wiring formed above the active region between the plug and the second electrode layer of the select transistor.Type: ApplicationFiled: September 2, 2013Publication date: October 2, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Kazushige KANDA
-
Patent number: 8847302Abstract: A three dimensional memory device including a substrate and a semiconductor channel. At least one end portion of the semiconductor channel extends substantially perpendicular to a major surface of the substrate. The device also includes at least one charge storage region located adjacent to semiconductor channel and a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate. The plurality of control gate electrodes include at least a first control gate electrode located in a first device level and a second control gate electrode located in a second device level. Each of the plurality of control gate electrodes includes a first edge surface which is substantially free of silicide, the first edge surface facing the semiconductor channel and the at least one charge storage region and a silicide located on remaining surfaces of the control gate electrode.Type: GrantFiled: April 10, 2012Date of Patent: September 30, 2014Assignee: Sandisk Technologies Inc.Inventors: Johann Alsmeier, Peter Rabkin
-
Publication number: 20140284682Abstract: A nonvolatile semiconductor storage device is disclosed that includes a p-type semiconductor substrate, a gate insulating film formed above the semiconductor substrate, a memory-cell transistor and a peripheral circuit transistor formed above the gate insulating film. The memory-cell transistor includes a first gate electrode including a stack of a floating gate electrode comprising a p-type first polycrystalline silicon film, an interelectrode insulating film, and a control gate electrode comprising a p-type second polycrystalline silicon film. The peripheral circuit transistor includes a second gate electrode including a stack of a lower electrode comprising an n-type third polycrystalline silicon film; a first insulating film having an opening and being located above the lower electrode, an upper electrode comprising the same material as the second polycrystalline silicon film and contacting the third polycrystalline silicon film through the opening of the first insulating film.Type: ApplicationFiled: August 27, 2013Publication date: September 25, 2014Applicant: Kabushiki Kaisha ToshibaInventor: Hideto TAKEKIDA
-
Publication number: 20140284683Abstract: According to one embodiment, a semiconductor device includes a memory cell, a dummy gate electrode and an interlayer insulation film. The memory cell includes a plurality of word lines as an arrangement on a semiconductor substrate and apart from each other, and a selection transistor being apart from an end of the arrangement. The dummy gate electrode has a structure larger than a word line in the arrangement direction, and is arranged between the end of the arrangement and the selection transistor. The interlayer insulation film is existed above a region including the word line, the dummy gate electrode and the selection transistor, and between the neighboring word lines, the dummy gate electrode and the selection transistor, and has a cavity between the neighboring word lines.Type: ApplicationFiled: September 16, 2013Publication date: September 25, 2014Applicant: Kabushiki Kaisha ToshibaInventor: Sachiyo ITO
-
Publication number: 20140264532Abstract: Floating gate memory cells in vertical memory. A control gate is formed between a first tier of dielectric material and a second tier of dielectric material. A floating gate is formed between the first tier of dielectric material and the second tier of dielectric material, wherein the floating gate includes a protrusion extending towards the control gate. A charge blocking structure is formed between the floating gate and the control gate, wherein at least a portion of the charge blocking structure wraps around the protrusion.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: Micron Technology, Inc.Inventors: Charles H. Dennison, Akira Goda, John Hopkins, Fatma Arzum Simsek-Ege, Krishna K. Parat
-
Publication number: 20140264534Abstract: Some embodiments of the present disclosure relates to an architecture to create split gate flash memory cell that has lower common source (CS) resistance and a reduced cell size by utilizing isolated source regions that are diffused only in the active regions between the stacked control gate structures. The architecture contains no CS under the isolation region, thus eliminating the effects of CS rounding and CS resistance, resulting in a reduced space between cells in an array. A metal layer is disposed along the semiconductor body above the common source regions to provide potential coupling during programming and erasing and thus electrically connect the common sources of memory cells along a direction that forms a CS line. Hence, this particular architecture reduces the resistance and the metal connection over several cells in an array suppresses the area over head.Type: ApplicationFiled: May 10, 2013Publication date: September 18, 2014Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yong-Shiuan Tsair, Wen-Ting Chu, Po-Wei Liu, Wen-Tuo Huang
-
Publication number: 20140264531Abstract: According to one embodiment, memory includes a memory cell transistor including a floating gate electrode, a control gate electrode and a first inter-gate insulating film between floating gate and control gate electrodes, a field effect transistor including a lower electrode layer, an upper electrode layer, and a second inter-gate insulating film between the lower and upper electrode layers. The lower electrode layer having an n-type silicon film, the second inter-gate insulating film having a first opening, and the upper electrode layer having a p-type silicon film. The p-type silicon film is provided on the n-type silicon film via the first opening.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Akimichi Goyo, Mitsuhiro Noguchi, Hiroyuki Kutsukake
-
Publication number: 20140269060Abstract: Integrated circuits and methods for fabricating integrated circuits are provided. In an exemplary embodiment, an integrated circuit includes a semiconductor substrate doped with a first conductivity-determining impurity. The semiconductor substrate has formed therein a first well doped with a second conductivity-determining impurity that is different from the first conductivity-determining impurity, a second well, formed within the first well, and doped with the first conductivity-determining impurity, and a third well spaced apart from the first and second wells and doped with the first conductivity-determining impurity. The integrated circuit further includes a floating gate structure formed over the semiconductor substrate.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: GLOBALFOUNDRIES, INC.Inventors: Ricardo P. Mikalo, Stefan Flachowsky
-
Publication number: 20140264533Abstract: Various embodiments comprise apparatuses and methods, such as a memory stack having a continuous cell pillar. In various embodiments, the apparatus includes a source material, a buffer material, a select gate drain (SGD), and a memory stack arranged between the source material and the SGD. The memory stack comprises alternating levels of conductor materials and dielectric materials. A continuous channel-fill material forms a cell pillar that is continuous from the source material to at least a level corresponding to the SGD.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: Micron Technology, Inc.Inventors: Fatma Arzum Simsek-Ege, Krishna K. Parat
-
Publication number: 20140264538Abstract: In a method of manufacturing a semiconductor device, a split gate structure is formed on a cell region of a substrate including the cell region and a logic region. The logic region has a high voltage region, an ultra high voltage region and a low voltage region, and the split gate structure includes a first gate insulation layer pattern, a floating gate, a tunnel insulation layer pattern and a control gate. A spacer layer is formed on the split gate structure and the substrate. The spacer layer is etched to form a spacer on a sidewall of the split gate structure and a second gate insulation layer pattern on the ultra high voltage region of the substrate. A gate electrode is formed on each of the high voltage region of the substrate, the second gate insulation layer pattern, and the low voltage region of the substrate.Type: ApplicationFiled: March 7, 2014Publication date: September 18, 2014Inventors: Tea-Kwang YU, Bae-Seong KWON, Yong-Tae KIM, Chul-Ho CHUNG, Yong-Suk CHOI
-
Publication number: 20140264536Abstract: A nonvolatile semiconductor storage device including memory-cell transistors located in a memory-cell region, each of the transistors including a gate insulating film formed on a semiconductor substrate and a memory-cell gate electrode including a first semiconductor film, an insulating film, and a conductive film; word lines each interconnecting the conductive film of the transistors aligned in a first direction and each including a hook-up portion located in a hook-up region located outside the memory-cell region; and an interlayer insulating film disposed on the upper surface of the memory-cell gate electrodes so as to form a gap between the memory-cell gate electrodes; wherein a second semiconductor film and a first insulating film are disposed in the hook-up region, wherein the interlayer insulating film covers an upper surface of the first insulating film and an upper surface of the plurality of word lines in the hook-up portion.Type: ApplicationFiled: August 26, 2013Publication date: September 18, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hideto TAKEKIDA, Akimichi Goyo
-
Publication number: 20140264530Abstract: A memory cell formed by forming a trench in the surface of a substrate. First and second spaced apart regions are formed in the substrate with a channel region therebetween. The first region is formed under the trench. The channel region includes a first portion that extends along a sidewall of the trench and a second portion that extends along the surface of the substrate. A charge trapping layer in the trench is adjacent to and insulated from the first portion of the channel region for controlling the conduction of the channel region first portion. An electrically conductive gate in the trench is adjacent to and insulated from the charge trapping layer and from the first region and is capacitively coupled to the charge trapping layer. An electrically conductive control gate is disposed over and insulated from the second portion of the channel region for controlling its conduction.Type: ApplicationFiled: March 14, 2013Publication date: September 18, 2014Applicant: Silicon Storage Technology, Inc.Inventor: Nhan Do
-
Publication number: 20140264535Abstract: According to one embodiment, a method for manufacturing a semiconductor memory device includes forming a plurality of charge storage layers each including a lower portion and an upper portion provided on the lower portion and having a smaller width than the lower portion, and a plurality of sacrificial films provided between the upper portions of adjacent ones of the charge storage layers. The sacrificial films are projected higher than the upper portions and spaced by first gaps from sidewalls of the upper portions. The method includes forming a plurality of intermediate insulating films on the upper portions and in the first gaps. The method includes removing the sacrificial films and forming second gaps between adjacent ones of the intermediate insulating films. The method includes forming a control electrode on the intermediate insulating films and in the second gaps.Type: ApplicationFiled: June 27, 2013Publication date: September 18, 2014Inventor: Toshiyuki SASAKI
-
Publication number: 20140264537Abstract: A nonvolatile semiconductor storage device including a memory cell region including a memory cell having a charge storing layer above a gate insulating film and a control electrode above the charge storing layer via an interelectrode insulating film; and a peripheral circuit region including a peripheral element having a first polysilicon and a first insulating film above the first polysilicon; wherein the charge storing layer includes a polysilicon doped with P-type impurity including a first upper region contacting the interelectrode insulating film and having a first doped layer doped with carbon or nitrogen, and at least a portion of a region below the first doped layer is neither doped with carbon nor nitrogen, and wherein the first polysilicon includes a second upper region contacting the first insulating film and having a second doped layer doped with carbon or nitrogen, the first and the second doped layers having equal thickness.Type: ApplicationFiled: September 12, 2013Publication date: September 18, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Wataru SAKAMOTO, Kazuma Takahashi, Hideto Takekida
-
Patent number: 8836012Abstract: Charge-trapping field effect transistors may be formed into an array on a wafer suitable to be a NAND memory device. A thick oxide layer is applied over the gates to ensure that the gap between the gates is filled. The filled gap substantially prevents nitride from being trapped, which could otherwise decrease the yield of the devices. This technique, and its variations, are useful for a range of semiconductor devices.Type: GrantFiled: October 4, 2012Date of Patent: September 16, 2014Assignee: Spansion LLCInventor: Angela T. Hui
-
Patent number: 8835279Abstract: According to one embodiment, a method of manufacturing a semiconductor device is provided. In the method, a tunnel insulating film and a first conductive film are formed on a semiconductor layer. A trench is formed. A first sacrifice film is buried in the trench. A second sacrifice film having density higher than that of the first sacrifice film is formed on the first sacrifice film in the trench. An insulating film is formed on the first conductive film and the second sacrifice film. A second conductive film is formed on the insulating film. The second sacrifice film is exposed. The first sacrifice film and the second sacrifice film are removed.Type: GrantFiled: March 21, 2012Date of Patent: September 16, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Keisuke Nakazawa
-
Publication number: 20140252445Abstract: Fabrication of a slim split gate cell and the resulting device are disclosed. Embodiments include forming a first gate on a substrate, the first gate having an upper surface and a hard-mask covering the upper surface, forming an interpoly isolation layer on side surfaces of the first gate and the hard-mask, forming a second gate on one side of the first gate, with an uppermost point of the second gate below the upper surface of the first gate, removing the hard-mask, forming spacers on exposed vertical surfaces, and forming a salicide on exposed surfaces of the first and second gates.Type: ApplicationFiled: March 7, 2013Publication date: September 11, 2014Applicant: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Yu Chen, Huajun Liu, Siow Lee Chwa, Soh Yun Siah, Yanxia Shao, Yoke Leng Lim
-
Publication number: 20140252450Abstract: According to one embodiment, a columnar semiconductor, a floating gate electrode formed on a side surface of the columnar semiconductor via a tunnel dielectric film, and a control gate electrode formed to surround the floating gate electrode via a block dielectric film are provided.Type: ApplicationFiled: May 21, 2014Publication date: September 11, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Takeshi IMAMURA, Yoshiaki Fukuzumi, Hideaki Aochi, Masaru Kito, Tomoko Fujiwara, Kaori Kawasaki, Ryouhei Kirisawa
-
Publication number: 20140252448Abstract: A method of forming a semiconductor device that includes providing a logic device on a semiconductor on insulating layer of a transfer substrate. The transfer substrate may further include a dielectric layer and a first handle substrate. A second handle substrate may be contacted to the semiconductor on insulating layer of the transfer substrate that includes logic device. The first handle substrate may be removed to expose the dielectric layer. A memory device can then be formed on the dielectric layer. Interconnect wiring can then be formed connecting the logic device with the memory device.Type: ApplicationFiled: September 17, 2013Publication date: September 11, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen W. Bedell, Bahman Hekmatshoar-Tabari, Ali Khakifirooz, Ghavam G. Shahidi, Davood Shahrjerdi