Gate Controls Vertical Charge Flow Portion Of Channel (e.g., Vmos Device) Patents (Class 257/329)
- Plural gate electrodes or grid shaped gate electrode (Class 257/331)
- Gate electrode self-aligned with groove (Class 257/332)
- With thick insulator to reduce gate capacitance in non-channel areas (e.g., thick oxide over source or drain region) (Class 257/333)
- In integrated circuit structure (Class 257/334)
-
Patent number: 11482489Abstract: According to one embodiment, a semiconductor device includes a substrate, an interconnect layer, a layer stack, and a first silicon nitride layer. The interconnect layer includes a transistor provided on the substrate and a first interconnect electrically coupled to the transistor and is provided above the transistor. The layer stack is provided above the interconnect layer and includes conductive layers stacked with an insulation layer interposed between two of conductive layers of each pair of conductive layers. The first silicon nitride layer is provided between the interconnect layer and the layer stack.Type: GrantFiled: August 11, 2020Date of Patent: October 25, 2022Assignee: KIOXIA CORPORATIONInventors: Shingo Nakajima, Ryota Asada, Hidenobu Nagashima, Masayuki Akou
-
Patent number: 11482627Abstract: A C-shaped active area semiconductor device and a method of manufacturing the same and electronic device including the semiconductor device are provided. According to embodiments, the semiconductor device includes: a channel portion extending vertically on a substrate; source/drain portions located at upper and lower ends of the channel portion relative to the substrate and along the channel portion, wherein the source/drain portion extends toward a side of the channel portion in a lateral direction relative to the substrate, so that the source/drain portions and the channel portion constitute a C-shaped structure; and a gate stack that overlaps the channel portion on an inner sidewall of the C-shaped structure, wherein the gate stack has a portion surrounded by the C-shaped structure.Type: GrantFiled: December 4, 2020Date of Patent: October 25, 2022Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventor: Huilong Zhu
-
Patent number: 11476362Abstract: A method for manufacturing a semiconductor device includes forming a plurality of fins on a semiconductor substrate. In the method, at least two spacer layers are formed around a first fin of the plurality of fins, and a single spacer layer is formed around a second fin of the plurality of fins. The at least two spacer layers include a first spacer layer including a first material and a second spacer layer including a second material different from the first material. The single spacer layer includes the second material. The method also includes selectively removing part of the first spacer layer to expose part the first fin, and epitaxially growing a source/drain region around the exposed part of the first fin.Type: GrantFiled: March 2, 2020Date of Patent: October 18, 2022Assignee: International Business Machines CorporationInventors: Juntao Li, Kangguo Cheng, ChoongHyun Lee, Shogo Mochizuki
-
Patent number: 11456181Abstract: A first mask layer is formed on top of a semiconductor substrate. A mandrel material is formed perpendicular to the first mask layer. A second mask layer is formed on one or more exposed surfaces of the mandrel material. The mandrel material is removed. A pattern of the first mask layer and the second mask layer is transferred into the semiconductor substrate.Type: GrantFiled: July 8, 2020Date of Patent: September 27, 2022Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Chanro Park, Ruilong Xie, Juntao Li
-
Patent number: 11456308Abstract: A circuit may include a low-voltage flash memory integrated with a vertical field effect transistor and a non-volatile memory element. The low-voltage flash memory may be coupled to the non-volatile memory element by the vertical field effect transistor, one or more bit-lines, and one or more word-lines. The low-voltage flash memory may provide a lower significance conductance and the non-volatile memory element may provide a higher significance conductance. The low-voltage flash memory may include a source and a drain. The source may be separated from the drain by an epitaxial channel. The low-voltage flash memory may include a floating gate. The floating gate may be separated from the epitaxial channel by a first dielectric layer. The low-voltage flash memory may include a control gate. The control gate may be separated from the floating gate by a second dielectric layer.Type: GrantFiled: October 5, 2020Date of Patent: September 27, 2022Assignee: International Business Machines CorporationInventors: Bahman Hekmatshoartabari, Alexander Reznicek, Takashi Ando, Nanbo Gong
-
Patent number: 11456315Abstract: A method for forming a three-dimensional (3D) memory device is disclosed. In some embodiments, the method includes forming an alternating dielectric stack on a substrate, and forming a plurality of channel holes penetrating the alternating dielectric stack vertically to expose at least a portion of the substrate. A first mask can be formed to cover the channel holes in a first area and expose the channel holes in a second area. The method also includes forming a recess in the alternating dielectric stack in the second area, followed by forming a second mask in the recess. The second mask covers the channel holes in the second area and exposes the channel holes in the first area. The memory film at bottom of each channel hole in the first area can therefore be removed, while the memory film in the second area can be protected by the second mask.Type: GrantFiled: June 23, 2020Date of Patent: September 27, 2022Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Feng Lu, Jing Gao, Wenbin Zhou
-
Patent number: 11437388Abstract: A semiconductor memory device includes a substrate, a first stack, a plurality of first columnar portions, a second stack, a plurality of second columnar portions, and a third stack. In the first stack, first conductive layers and first insulating layers are alternately stacked in a thickness direction of the substrate. Each of the plurality of first pillars extends inside the first stack in the thickness direction. In the second stack, second conductive layers and second insulating layers are alternately stacked in the thickness direction. Each of the plurality of second pillars extends inside the second stack in the thickness direction. The third stack is positioned between the first stack and the second stack in the first direction. In the third stack, third insulating layers and fourth insulating layers including a material different from a material of the third insulating layer are alternately stacked in the thickness direction of the substrate.Type: GrantFiled: August 7, 2020Date of Patent: September 6, 2022Assignee: Kioxia CorporationInventors: Kosei Noda, Go Oike
-
Patent number: 11430808Abstract: A memory device includes a substrate; a stacked structure including a plurality of gate layers and a plurality of interlayer insulating layers that are alternately stacked on the substrate in a vertical direction, the stacked structure including a row of cutouts, each of the cutouts extending in a first horizontal direction and being configured to cut the plurality of gate layers, the cutouts being apart from each other and arranged in a cell region of the stacked structure in the first horizontal direction; and a row of channel structures, the channel structures being arranged in the cell region in the first horizontal direction, each of the channel structures extending in the vertical direction to penetrate the plurality of gate layers.Type: GrantFiled: June 8, 2020Date of Patent: August 30, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Seungmin Song, Beyounghyun Koh, Yongjin Kwon, Kangmin Kim, Jaehoon Shin, JoongShik Shin, Sungsoo Ahn, Seunghwan Lee
-
Patent number: 11424259Abstract: Three-dimensional semiconductor memory devices and methods of fabricating the same are provided. A memory device may include a semiconductor layer including first and second regions, first vertical structures on the first region and extending in a first direction perpendicular to a top surface of the semiconductor layer, and second vertical structures on the second region and extending in the first direction. The first vertical structure may include a vertical semiconductor pattern extending in the first direction and in contact with the semiconductor layer, and a first data storage pattern surrounding the vertical semiconductor pattern. The second vertical structure may include an insulation structure extending in the first direction and in contact with the semiconductor layer, and a second data storage pattern surrounding the insulation structure.Type: GrantFiled: September 3, 2020Date of Patent: August 23, 2022Inventors: Euntaek Jung, Joongshik Shin
-
Patent number: 11417660Abstract: A semiconductor device includes a stacked line structure including a bit line over a substrate, an active layer positioned at a higher level than the stacked line structure and parallel to the bit line, a capacitor positioned at a higher level than the active layer, a first plug extending downwardly to be coupled to the bit line through the active layer, a second plug formed between the active layer and the capacitor, and a word line extending in a direction that intersects with the bit line while intersecting with the active layer.Type: GrantFiled: December 18, 2019Date of Patent: August 16, 2022Assignee: SK hynix Inc.Inventor: Hyung-Jin Park
-
Patent number: 11417730Abstract: A transistor comprises a top source/drain region, a bottom source/drain region, a channel region vertically between the top and bottom source/drain regions, and a gate operatively laterally-adjacent the channel region. The channel region is crystalline and comprises a plurality of vertically-elongated crystal grains that individually are directly against both of the top source/drain region and the bottom source/drain region. Other embodiments, including methods, are disclosed.Type: GrantFiled: August 6, 2020Date of Patent: August 16, 2022Assignee: Micron Technology, Inc.Inventors: Manuj Nahar, Vassil N. Antonov, Kamal M. Karda, Michael Mutch, Hung-Wei Liu, Jeffery B. Hull
-
Patent number: 11404284Abstract: A semiconductor device and method of formation are provided. The semiconductor device includes a first active region adjacent a channel, the channel, and a second active region adjacent the channel. The channel has a channel doping profile. The channel includes a central channel portion having a first dopant concentration of a first dopant and a radial channel portion surrounding the central channel portion. The radial channel portion has a second dopant concentration of a second dopant greater than the first dopant concentration. The channel comprising the central channel portion and the radial channel portion has increased voltage threshold tuning as compared to a channel that lacks a central channel portion and a radial channel portion.Type: GrantFiled: September 14, 2020Date of Patent: August 2, 2022Inventors: Yen-Ting Chen, I-Hsieh Wong, Chee-Wee Liu
-
Patent number: 11380791Abstract: A semiconductor device includes a first impurity region, a channel pattern, a second impurity region, a gate structure, a first contact pattern, a second contact pattern and a spacer. The first impurity region may be formed on a substrate. The channel pattern may protrude from an upper surface of the substrate. The second impurity region may be formed on the channel pattern. The gate structure may be formed on a sidewall of the channel pattern and the substrate adjacent to the channel pattern, and the gate structure may include a gate insulation pattern and a gate electrode. The first contact pattern may contact an upper surface of the second impurity region. The second contact pattern may contact a surface of the gate electrode. The spacer may be formed between the first and second contact patterns. The spacer may surround a portion of a sidewall of the second contact pattern, and the spacer may contact a sidewall of each of the first and second contact patterns.Type: GrantFiled: December 19, 2018Date of Patent: July 5, 2022Assignee: SAMSUNG ELECTRONICS CO.. LTD.Inventors: Hyun-Seung Song, Hyo-Jin Kim, Kyoung-Mi Park, Hwi-Chan Jun, Seung-Seok Ha
-
Patent number: 11380711Abstract: A semiconductor device includes a substrate having an active region defined by a device isolation film and providing a first channel region; a first source/drain region in the active region on first and second sides of the first channel region; a gate structure having a first gate insulating film, a shared gate electrode, and a second gate insulating film, sequentially arranged on the active region; a cover semiconductor layer on the second gate insulating film and electrically separated from the active region to provide a second channel region; a second source/drain region in the cover semiconductor layer on first and second sides of the second channel region first and second source/drain contacts respectively connected to the first and second source/drain regions; and a shared gate contact connected to the shared gate electrode.Type: GrantFiled: January 21, 2021Date of Patent: July 5, 2022Inventors: Sohyeon Lee, Sungsu Moon, Jaeduk Lee, Ikhyung Joo
-
Patent number: 11374019Abstract: A three-dimensional semiconductor memory device includes a substrate including a cell array region and a connection region and an electrode structure including first and second electrodes alternatingly and vertically stacked on the substrate and having a stair-step structure on the connection region. Each of the first and second electrodes may include electrode portions provided on the cell array region to extend in a first direction and to be spaced apart from each other in a second direction perpendicular to the first direction, an electrode connecting portion provided on the connection region to extend in the second direction and to horizontally connect the electrode portions to each other, and protrusions provided on the connection region to extend from the electrode connecting portion in the first direction and to be spaced apart from each other in the second direction.Type: GrantFiled: April 1, 2020Date of Patent: June 28, 2022Inventors: Chang-Sup Lee, Sung-Hun Lee, Joonhee Lee, Seong Soon Cho
-
Patent number: 11374017Abstract: A three-dimensional memory device is provided. The three-dimensional memory device may include a substrate, a cell stack, a string selection line gate electrode, a lower vertical channel structure, an upper vertical channel structure, and a bit line. The string selection line gate electrode may include a lower string selection line gate electrode and an upper string selection line gate electrode formed on an upper surface of the lower string selection line gate electrode. The lower string selection line gate electrode may include N-doped poly-crystalline silicon. The upper string selection line gate electrode may include silicide.Type: GrantFiled: April 7, 2020Date of Patent: June 28, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kohji Kanamori, Seogoo Kang, Jongseon Ahn, Jeehoon Han
-
Patent number: 11362210Abstract: According to one embodiment, a semiconductor device includes first and second electrodes, first, second, and third semiconductor regions, an insulating part, a conductive part, and a gate electrode. The first semiconductor region is provided on the first electrode and is electrically connected to the first electrode. The second semiconductor region is provided on the first semiconductor region. The third semiconductor region is provided on the second semiconductor region. The insulating part is provided on the first electrode. The conductive part is provided in the insulating part and is arranged with the first semiconductor region. The gate electrode is provided in the insulating part. The gate electrode is positioned above the conductive part and is arranged with the second semiconductor region. The second electrode is provided on the third semiconductor region and the insulating part, and is electrically connected to the third semiconductor region.Type: GrantFiled: February 22, 2021Date of Patent: June 14, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Kenya Kobayashi
-
Patent number: 11362042Abstract: A semiconductor device includes a semiconductor layer with opposing first and second main surfaces and a first column extending from the first main surface and having a first concentration of a dopant of the first conductivity type. A trench with a sidewall and bottom extends at least partially through the semiconductor layer from the first main surface. A second column between the trench sidewall and the first column has a second concentration of a dopant of a second conductivity type and is formed in the semiconductor layer and extends from the first main surface. A trench oxide layer is in contact with at least the trench sidewall and the trench bottom. A trench nitride layer covers the trench oxide layer at least on the trench sidewall. A dielectric seal material seals the trench proximate the first main surface of the semiconductor layer such that the trench is air-tight.Type: GrantFiled: January 24, 2020Date of Patent: June 14, 2022Assignee: IceMos Technology CorporationInventors: Kiraneswar Muthuseenu, Samuel Anderson, Takeshi Ishiguro
-
Patent number: 11355644Abstract: A method of forming a semiconductor device is provided that includes forming a first source/drain region in a supporting substrate abutting a fin structure; and forming an isolation region in the supporting substrate adjacent to a first side of the fin structure, wherein the first source/drain region is positioned on an opposing second side of the fin structure. A gate structure is formed on the channel region portion of the fin structure. In a following step, a second source/drain region on an upper surface of the fin structure. Contacts can be formed aligned to the first source/drain region and the gate structure.Type: GrantFiled: September 25, 2018Date of Patent: June 7, 2022Assignee: International Business Machines CorporationInventors: Yi Song, Juntao Li, Kangguo Cheng
-
Patent number: 11355388Abstract: A method for manufacturing a semiconductor device includes forming a hard mask layer overlying a device layer of a semiconductor device, a mandrel underlayer over hard mask layer, and a mandrel layer over mandrel underlayer. The mandrel layer has a plurality of mandrel lines extending along a first direction. A plurality of openings are formed in mandrel underlayer extending in a second direction substantially perpendicular to first direction. A spacer layer is formed over mandrel underlayer and layer. Spacer layer fills plurality of openings in underlayer. Portions of spacer layer are removed to expose an upper surface of underlayer and mandrel layer, and mandrel layer is removed. By using remaining portions of spacer layer as a mask, underlayer and hard mask layer are removed, to form a hard mask pattern with first hard mask pattern lines extending along first direction and second hard mask pattern lines extending along second direction.Type: GrantFiled: October 12, 2020Date of Patent: June 7, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yan-Jhi Huang, Yu-Yu Chen
-
Patent number: 11348920Abstract: A semiconductor device includes a first source/drain structure, a channel layer, a second source/drain structure, a gate structure and an epitaxial layer. The channel layer is above the first source/drain structure. The second source/drain structure is above the channel layer. The gate structure is on opposite first and second sidewalls of the channel layer when viewed in a first cross-section taken along a first direction. The gate structure is also on a third sidewall of the channel layer but absent from a fourth sidewall of the channel layer when viewed in a second cross-section taken along a second direction different from the first direction. The epitaxial layer is on the fourth sidewall of the channel layer when viewed in the second cross-section and forming a P-N junction with the channel layer.Type: GrantFiled: October 8, 2020Date of Patent: May 31, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hung-Li Chiang, Szu-Wei Huang, Chih-Chieh Yeh, Yee-Chia Yeo
-
Patent number: 11335825Abstract: A single-photon avalanche diode (SPAD) is disclosed. In one aspect, the SPAD comprises an inner doped region, a geometrical structure of a boundary of the inner doped region rotationally symmetric in a horizontal direction of a substrate; at least one outer doped region connected to a second terminal, the at least one outer doped region arranged to at least partially enclose the inner doped region and the outer doped region comprising dopant implantations of a different type than the inner doped region; a lowly doped depletion volume arranged to surround the inner doped region, a depth of the lowly doped depletion volume extending from the top surface of the substrate into the substrate being larger than a depth of the at least one outer doped region, and when a reverse bias is applied to an anode, an electric field peak around the inner doped region being formed to enable impact ionization and multiplication of charges.Type: GrantFiled: September 23, 2020Date of Patent: May 17, 2022Assignees: IMEC vzw, Katholieke Universiteit LeuvenInventor: Edward Van Sieleghem
-
Patent number: 11335769Abstract: A semiconductor device includes a semiconductor part, a terminal insulating film, a first protective film, a second electrode, a terminal electrode, a first insulating film, and a second protective film. The terminal insulating film is provided on the semiconductor part in the terminal region. The first protective film is provided on the terminal insulating film. The first and second protective films includes silicon and nitrogen. The second electrode is provided on the semiconductor part in the cell region and includes an end portion located on the first protective film. The terminal electrode is provided on the first protective film in the terminal region and is connected to the semiconductor part. The first insulating film is provided on the first protective film. The first insulating film includes hydrogen and contacts the second electrode and the terminal electrode. The second protective film covers the first insulating film.Type: GrantFiled: February 9, 2021Date of Patent: May 17, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Kenichi Matsushita, Tatsuya Ohguro
-
Patent number: 11335803Abstract: The structure of a field-effect transistor with a source-down configuration and process of making the transistor are described in this paper. The transistor is built in a semiconductor chip with a trench extending from top chip surface towards the bottom surface. The trench contains a conductive gate material embedded in a dielectric material in the trench. A conductive field plate is also embedded in the trench and extends from the top surface of the chip towards the bottom surface of the chip and splits the conductive gate electrode into two halves. The conductive field plate penetrates the trench and makes electrical contact with the heavily doped substrate near the bottom surface of the chip.Type: GrantFiled: July 27, 2020Date of Patent: May 17, 2022Inventors: Chiao-Shun Chuang, Che-Yung Lin
-
Patent number: 11309288Abstract: The present disclosure provides a device die, a die assembly and an electronic system. The device die includes a package and a plurality of transfer pads disposed on a functional surface of the package. The transfer pads are divided into a plurality of segments electrically isolated from each other. In an adjacent pair of transfer pads, there is only one electrical connection between the transfer pads, comprising one segment in one transfer pad electrically connected to one segment in the other transfer pad. The die assembly includes a pair of device dies stacked in a stepped configuration. The electronic system includes a supporting member having at least one metallic layer, and a plurality of device dies disposed on the supporting member and mechanically and electrically coupled to the metallic layer by a plurality of conductive strings.Type: GrantFiled: April 8, 2020Date of Patent: April 19, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Wu-Der Yang
-
Patent number: 11309426Abstract: An SGT circuit includes a first conductor layer which contains a semiconductor atom, which is in contact with an N+ region and a P+ region of a Si pillar, or a TiN layer, and whose outer circumference is located outside an outer circumference of a SiO2 layer in plan view, and a second conductor layer which contains a metal atom, which is connected to an outer periphery of the first conductor layer, and which extends in a horizontal direction.Type: GrantFiled: September 24, 2019Date of Patent: April 19, 2022Assignee: Unisantis Electronics Singapore Pte. Ltd.Inventors: Fujio Masuoka, Nozomu Harada
-
Patent number: 11296113Abstract: A semiconductor structure includes at least one set of vertical field effect transistors embedded within dielectric material layers overlying a substrate. Each vertical field effect transistor includes a bottom doped semiconductor electrode, a vertical transistor channel, a cylindrical gate dielectric, and a top doped semiconductor electrode. A three-dimensional NAND memory array can be provided over the first field effect transistors, and can be electrically connected to the vertical field effect transistors via metal interconnect structures. Alternatively, a three-dimensional NAND memory array can be formed on another substrate, which can be bonded to the substrate via metal-to-metal bonding. The vertical field effect transistors can be employed as switches for bit lines, word lines, or other components of the three-dimensional NAND memory array.Type: GrantFiled: August 31, 2020Date of Patent: April 5, 2022Assignee: SANDISK TECHNOLOGIES LLCInventors: Kwang-Ho Kim, Peter Rabkin
-
Patent number: 11289595Abstract: A power semiconductor device includes: a semiconductor body having a front side surface and a drift region having first conductivity type dopants; and an edge termination region that includes a part of the drift region and a first semiconductor region extending along the front side surface. The first semiconductor region includes dopants of both conductivity types and forms a continuous pn-junction with the drift region. An integrated vertical dopant concentration of the second conductivity type dopants is higher than an integrated vertical dopant concentration of the first conductivity type dopants within the first semiconductor region.Type: GrantFiled: July 9, 2020Date of Patent: March 29, 2022Assignee: INFINEON TECHNOLOGIES AUSTRIA AGInventor: Frank Dieter Pfirsch
-
Patent number: 11289429Abstract: A vertically alternating sequence of continuous insulating layers and continuous sacrificial material layers is formed over a substrate. Memory stack structures are formed through the vertically alternating sequence. Divider trenches and slit trenches are formed such that the divider trenches laterally extend along a first horizontal direction and divide the vertically alternating sequence into a plurality of alternating stacks of insulating layers and sacrificial material layers, and the slit trenches laterally extend along a second horizontal direction that is perpendicular to the first horizontal direction. The sacrificial material layers are replaced with electrically conductive layers employing the divider trenches as a conduit for an etchant and for a reactant. Each of the divider trenches and the slit trenches are filled with material portions to provide a plurality of divider trench fill structures in the divider trenches and to provide a plurality of slit trench fill structures in the slit trenches.Type: GrantFiled: October 7, 2019Date of Patent: March 29, 2022Assignee: SANDISK TECHNOLOGIES LLCInventor: Kazuma Shimamoto
-
Patent number: 11282843Abstract: A device includes a first semiconductor fin, a second semiconductor fin, first source/drain features, second source/drain features, a first gate structure, a second gate structure, a first vertical-gate-all-around (VGAA) transistor, and a second VGAA transistor. The first semiconductor fin and the second semiconductor fin are adjacent to each other. The first source/drain features are on opposite sides of the first semiconductor fin. The second source/drain features are on opposite sides of the second semiconductor fin. The first gate structure is over the first semiconductor fin. The second gate structure is over the second semiconductor fin. The first VGAA transistor is over one of the first source/drain features. The second VGAA transistor is over one of the second source/drain features.Type: GrantFiled: July 30, 2020Date of Patent: March 22, 2022Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., NATIONAL TAIWAN UNIVERSITYInventors: Hung-Yu Ye, Chung-Yi Lin, Yun-Ju Pan, Chee-Wee Liu
-
Patent number: 11276779Abstract: A vertical insulated-gate field effect transistor includes a semiconductor substrate and a gate electrode on a first surface thereof. This gate electrode has a plurality of eight (or more) sided openings extending therethrough. Each of these openings has eight (or more) sidewalls, including a first plurality of sidewalls that are flat relative to a center of the opening and second plurality of sidewalls that are either flat or concave relative to the center of the opening. A source electrode is also provided, which extends into the openings. This source electrode may ohmically contact a source region within the semiconductor substrate. If the field effect transistor is a JBSFET, the source electrode may also form a Schottky rectifying junction with a drift region within the semiconductor substrate.Type: GrantFiled: September 8, 2020Date of Patent: March 15, 2022Assignee: North Carolina State UniversityInventor: Bantval Jayant Baliga
-
Patent number: 11276772Abstract: A power semiconductor transistor includes: a semiconductor body coupled to a load terminal; a drift region in the semiconductor body and having dopants of a first conductivity type; a first trench extending into the semiconductor body along a vertical direction and including a control electrode electrically insulated from the semiconductor body by an insulator; a second trench extending into the semiconductor body along the vertical direction; a mesa region arranged between the trenches and including a source region electrically connected to the load terminal and a channel region separating the source and drift regions; and a portion of a contiguous plateau region of a second conductivity type arranged in the semiconductor drift region and extending below the trenches and below the channel and source regions, the contiguous plateau region having a plurality of openings aligned below the channel region in a widthwise direction of the channel region.Type: GrantFiled: May 1, 2020Date of Patent: March 15, 2022Assignee: Infineon Technologies AGInventors: Anton Mauder, Franz-Josef Niedernostheide, Christian Philipp Sandow
-
Patent number: 11271099Abstract: A vertical bipolar transistor device is disclosed. The vertical bipolar transistor device includes a heavily-doped semiconductor substrate, a first semiconductor epitaxial layer, at least one first doped well, and an external conductor. The heavily-doped semiconductor substrate and the first doped well have a first conductivity type. The first semiconductor epitaxial layer has a second conductivity type. The first semiconductor epitaxial layer is formed on the heavily-doped semiconductor substrate. The first doped well is formed in the first semiconductor epitaxial layer. The external conductor is arranged outside the heavily-doped semiconductor substrate and the first semiconductor epitaxial layer and electrically connected to the heavily-doped semiconductor substrate and the first semiconductor epitaxial layer.Type: GrantFiled: July 28, 2020Date of Patent: March 8, 2022Assignee: Amazing Microelectronic Corp.Inventors: Chih-Ting Yeh, Sung-Chih Huang, Che-Hao Chuang
-
Patent number: 11264473Abstract: A method of manufacturing a split-gate type nonvolatile memory improving reliability and manufacturing yield. In a method of manufacturing a split-gate type nonvolatile memory in which a memory gate electrode is formed prior to a control gate electrode, a protective film is formed to cover the gate insulating film exposed between control gate electrodes before unnecessary control gate electrodes are removed.Type: GrantFiled: June 18, 2019Date of Patent: March 1, 2022Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Toshiya Saitoh
-
Patent number: 11264244Abstract: After a MISFET is formed on a substrate including a semiconductor substrate, an insulating layer and a semiconductor layer, an interlayer insulating film and a first insulating film are formed on the substrate. Also, after an opening is formed in each of the first insulating film and the interlayer insulating film, a second insulating film is formed at each of a bottom portion of the opening and a side surface of the opening and also formed on an upper surface of the first insulating film. Further, each of the second insulating film formed at the bottom portion of the opening and the second insulating film formed on the upper surface of the first insulating film is removed by etching. After that, an inside of the opening is etched under a condition that each of the first insulating film and the second insulating film is less etched than the insulating layer.Type: GrantFiled: February 18, 2020Date of Patent: March 1, 2022Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Tatsuyoshi Mihara
-
Patent number: 11257710Abstract: A method comprises: disposing an ashing resistive layer over a multi-layered mask; sequentially disposing a first and second dummy layer on the ashing resistive layer; sequentially forming a first pattern structure and a second pattern structure there-over over the second dummy layer; recessing the second dummy layer, through the first and the second pattern structure, to partially expose the first dummy layer and to form a target pattern structure defining a target pattern; performing an anisotropic etching process, through the target pattern structure, to recess the exposed portions of the first dummy layer such that the target pattern is transferred to the recessed first dummy layer; performing an ashing process to remove the target pattern structure; and performing a pattern transferring process by recessing the ashing resistive layer and the multi-layered mask through the recessed first dummy layer to transfer the target pattern to the multi-layered mask.Type: GrantFiled: January 10, 2020Date of Patent: February 22, 2022Assignee: XIA TAI XIN SEMICONDUCTOR (QING DAO) LTD.Inventors: Woo-Song Ahn, Yongchul Oh
-
Patent number: 11251275Abstract: A power semiconductor die has a semiconductor body coupled to first and second load terminals, and at least one power cell. In a horizontal cross-section of the at least one power cell, a contact has a contact region which horizontally overlaps with a field plate electrode and horizontally protrudes from the field plate trench, and a recess region does not horizontally overlap with the contact region and extends into a horizontal circumference of the field plate trench.Type: GrantFiled: August 9, 2019Date of Patent: February 15, 2022Assignee: Infineon Technologies Austria AGInventors: Christof Altstaetter, Marcel Rene Mueller, Oliver Blank, David Laforet
-
Patent number: 11239319Abstract: A semiconductor device includes an n-type semiconductor substrate which includes an n-type impurity having a diffusion coefficient less than a diffusion coefficient of phosphorus, an n-type epitaxial layer which includes a high concentration region, an intermediate concentration region and a low concentration region formed in this order from the semiconductor substrate side and has a concentration gradient in which an n-type impurity concentration is decreased in a downward step-wise manner from the semiconductor substrate toward a crystal growth direction by the high concentration region, the intermediate concentration region and the low concentration region, and a trench structure which includes a trench formed in the low concentration region, an insulating layer formed on an inner wall of the trench and an embedded electrode which is embedded in the trench across the insulating layer.Type: GrantFiled: March 27, 2020Date of Patent: February 1, 2022Assignee: ROHM CO., LTD.Inventors: Masaki Nagata, Takefumi Fujimoto
-
Patent number: 11239358Abstract: A semiconductor structure and fabrication method are provided. The method includes: providing a substrate with a first doped region and a second doped region; forming discrete first isolation structures in the second doped region; forming a third doped region in the second doped region between adjacent first isolation structures and under the first isolation structures; forming a gate structure; forming a source region in the first doped region; and forming a drain region in the second doped region. The first doped region includes first doping ions and the second doped region includes second doping ions with a conductivity type opposite to a conductivity type of the first doping ions. The third doped region includes third doping ions with a conductivity type opposite to the conductivity type of the second doping ions. A portion of the first isolation structure is located between the gate structure and the drain region.Type: GrantFiled: January 17, 2020Date of Patent: February 1, 2022Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: Mao Li, Dae Sub Jung, De Yan Chen
-
Patent number: 11233122Abstract: A semiconductor device including an active pattern on a substrate and extending lengthwise in a first direction parallel to an upper surface of the substrate; a gate structure on the active pattern, the gate structure extending in a second direction parallel to the upper surface of the substrate and crossing the first direction; channels spaced apart from each other along a third direction perpendicular to the upper surface of the substrate, each of the channels extending through the gate structure along the first direction; a source/drain layer on a portion of the active pattern adjacent to the gate structure in the first direction, the source/drain layer contacting the channels; inner spacers between the gate structure and the source/drain layer, the inner spacers contacting the source/drain layer; and channel connection portions between each of the inner spacers and the gate structure, the channel connection portions connecting the channels with each other.Type: GrantFiled: July 30, 2020Date of Patent: January 25, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sangsu Kim, Junbeom Park, Junggil Yang
-
Patent number: 11222902Abstract: A semiconductor memory device according to an embodiment includes a substrate, first and second conductive layers, first and second pillars, and a first member. The first conductive layer includes a first portion, a second portion, and a third portion above the second portion. The second conductive layers are stacked above the first conductive layer. The first pillar includes a first semiconductor layer in contact with the first portion in a direction crossing the stacked direction. The second pillar is provided to penetrate the second conductive layers and the third portion in the stacked direction. The first member is provided between the first and second pillars and between the second and third portions.Type: GrantFiled: August 2, 2019Date of Patent: January 11, 2022Assignee: Toshiba Memory CorporationInventors: Manabu Sakamoto, Kenji Tashiro, Takamasa Ito
-
Patent number: 11217680Abstract: A method of forming a semiconductor structure includes forming a fin over a substrate, forming a bottom source/drain over the substrate surrounding a first portion of sidewalls of the fin, and forming a bottom spacer over the bottom source/drain and surrounding a second portion of the sidewalls of the fin. The method also includes forming a T-shaped gate stack over the bottom spacer and surrounding a third portion of the sidewalls of the fin, forming a top spacer over the T-shaped gate stack and surrounding a fourth portion of the sidewalls of the fin, and forming a top source/drain over the top spacer and surrounding a fifth portion of the sidewalls and a top surface of the fin. The T-shaped gate stack includes a gate dielectric, a gate conductor, and a gate metal extending outward from a portion of sidewalls of the gate conductor between the bottom and top spacers.Type: GrantFiled: May 23, 2019Date of Patent: January 4, 2022Assignee: International Business Machines CorporationInventors: Yi Song, Juntao Li, Huimei Zhou, Kangguo Cheng, Ardasheir Rahman
-
Patent number: 11217488Abstract: The disclosed technology generally relates to semiconductor devices and methods of forming the same. In one aspect, a method of forming a semiconductor device having vertical channel field-effect transistor (FET) devices comprises forming on a substrate, a plurality of semiconductor structures protruding vertically from a lower source/drain semiconductor layer of the substrate. The semiconductor structures can be arranged in an array having a plurality of rows and columns. The method can include etching metal line trenches between at least a subset of the rows and forming metal lines in the metal line trenches to contact the lower source/drain layer. The method can also include forming gate structures at least partly enclosing semiconductor structure channel portions located above the lower source/drain layer and forming upper source/drain metal contacts on semiconductor structure upper source/drain portions located above the channel portions.Type: GrantFiled: March 31, 2020Date of Patent: January 4, 2022Assignee: IMEC zvwInventors: Anabela Veloso, Trong Huynh Bao, Raf Appeltans
-
Patent number: 11201236Abstract: A semiconductor device includes a semiconductor body having opposing first and second surfaces in a vertical direction, a first semiconductor region of a first doping type electrically coupled to a first terminal, a second semiconductor region of a second doping type electrically coupled to a second terminal, and a third semiconductor region of the second doping type, but less highly doped than the second semiconductor region, extending in an active region of the semiconductor device from the first to the second semiconductor region in the vertical direction. A horizontal field-stop-region of the first doping type extends in an edge region of the device from the first semiconductor region into the semiconductor body in the vertical direction, such that it directly adjoins the first and second semiconductor regions. A horizontal compensation region of the first doping type extends from the horizontal field-stop-region into the second semiconductor region in a horizontal direction.Type: GrantFiled: January 31, 2020Date of Patent: December 14, 2021Assignee: Infineon Technologies Austria AGInventor: Bjoern Fischer
-
Patent number: 11195846Abstract: Embodiments of staircase structures for three-dimensional (3D) memory devices double-sided routing are disclosed. In an example, a 3D memory device includes a substrate, a memory stack disposed above the substrate and including conductor/dielectric layer pairs stacked alternatingly, and an array of memory strings each extending vertically through an inner region of the memory stack. An outer region of the memory stack includes a first staircase structure disposed on the substrate and a second staircase structure disposed on the substrate. First edges of the conductor/dielectric layer pairs in the first staircase structure along a vertical direction away from the substrate are staggered laterally toward the array of memory strings. Second edges of the conductor/dielectric layer pairs in the second staircase structure along the vertical direction away from the substrate are staggered laterally away from the array of memory strings.Type: GrantFiled: September 22, 2018Date of Patent: December 7, 2021Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Zongliang Huo
-
Patent number: 11183583Abstract: VTFET devices with bottom source and drain extensions are provided. In one aspect, a method of forming a VTFET device includes: patterning vertical fin channels in a substrate; forming sidewall spacers along the vertical fin channels having a liner and a spacer layer; forming recesses at a base of the vertical fin channels; indenting the liner; annealing the substrate under conditions sufficient to reshape the recesses; forming bottom source and drains in the recesses; forming bottom source and drain extensions in the substrate adjacent to the bottom source and drains; removing the sidewall spacers; forming bottom spacers on the bottom source and drains; forming gate stacks over the bottom spacers alongside the vertical fin channels; forming top spacers over the gate stacks; and forming top source and drains at tops of the vertical fin channels. A VTFET device by the method having bottom source and drain extensions is also provided.Type: GrantFiled: April 25, 2020Date of Patent: November 23, 2021Assignee: International Business Machines CorporationInventors: Shogo Mochizuki, Pietro Montanini
-
Patent number: 11183511Abstract: A memory device and a manufacturing method for the same are provided. The memory device comprises a stack structure and a channel structure. The stack structure is on a substrate and comprises gate electrodes and insulating films stacked alternately. The channel structure is electrically coupled to the gate electrodes, and is on sidewall surfaces of the gate electrodes. The channel structure comprises a first channel structure and a second channel structure. The second channel structure is on an upper surface of the first channel structure. The first channel structure and/or the second channel structure has a ring shape.Type: GrantFiled: January 25, 2019Date of Patent: November 23, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chih-Wei Hu, Teng-Hao Yeh
-
Patent number: 11177369Abstract: A method of forming a semiconductor device and resulting structure in which a trench is formed extending through a plurality of layers on a semiconductor substrate. The plurality of layers includes a sequence of dielectric materials. A first portion of the plurality of layers corresponds to a bottom vertical field effect transistor (VFET) and a second portion of the plurality of layers corresponds to a top VFET. A sacrificial layer separates the bottom VFET from the top VFET. A fin is formed within the trench by epitaxially growing a semiconductor material. A hard mask is formed above a central portion of the plurality of layers. Portions of the plurality of layers not covered by the hard mask are removed. The first portion of the plurality of layers is covered to remove the sacrificial layer. The recess resulting from the removal of the sacrificial layer is filled with an oxide material.Type: GrantFiled: September 25, 2019Date of Patent: November 16, 2021Assignee: International Business Machines CorporationInventors: Lan Yu, Xin Miao, Chen Zhang, Heng Wu, Kangguo Cheng
-
Patent number: 11177370Abstract: A semiconductor structure, and a method for forming the same includes an amorphous semiconductor layer in contact with a top surface of a channel fin extending vertically from a bottom source/drain located above a substrate. A hard mask memorization layer is formed directly above the amorphous semiconductor layer, portions of the amorphous semiconductor layer in contact with the top surface of the channel fin are recrystallized forming recrystallized regions. The amorphous semiconductor layer is selective removed and a second dielectric layer is deposited to form a top spacer. The hard mask memorization layer and the recrystallized regions are removed, and a first epitaxial region is formed above the channel fin followed by a second epitaxial region positioned above the first epitaxial region and between the second dielectric layer forming a top source/drain of the semiconductor structure.Type: GrantFiled: February 28, 2020Date of Patent: November 16, 2021Assignee: International Business Machines CorporationInventors: Ruilong Xie, Chun-Chen Yeh, Alexander Reznicek, Chen Zhang
-
Patent number: 11177391Abstract: A method includes forming a semiconductor fin over a substrate. A nanowire foundation layer is formed on the semiconductor fin. A nanowire template is formed over the nanowire foundation layer, in which the nanowire template has a through hole exposing a portion of the nanowire foundation layer. A first nanowire is grown from the exposed portion of the nanowire foundation layer, such that the nanowire protrudes out of the through hole. A gate structure is formed over the nanowire foundation layer and wrapping around the first nanowire.Type: GrantFiled: November 8, 2019Date of Patent: November 16, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Mark Van Dal