With Overvoltage Protective Means Patents (Class 257/355)
-
Patent number: 10418484Abstract: Disclosed is a semiconductor structure that includes a vertical field effect transistor (VFET) with a U-shaped semiconductor body. The semiconductor structure can be a standard VFET or a feedback VFET. In either case, the VFET includes a lower source/drain region, a semiconductor body on the lower source/drain region, and an upper source/drain region on the top of the semiconductor body. Rather than having an elongated fin shape, the semiconductor body folds back on itself in the Z direction so as to be essentially U-shaped (as viewed from above). Using a U-shaped semiconductor body reduces the dimension of the VFET in the Z direction without reducing the end-to-end length of the semiconductor body. Thus, VFET cell height can be reduced without reducing device drive current or violating critical design rules. Also disclosed is a method of forming a semiconductor structure that includes such a VFET with a U-shaped semiconductor body.Type: GrantFiled: March 14, 2018Date of Patent: September 17, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Ruilong Xie, Lars Liebmann, Edward J. Nowak, Julien Frougier, Jia Zeng
-
Patent number: 10373948Abstract: Some embodiments include apparatus and methods using a first transistor coupled between a node and a supply node, a second transistor coupled between the node and a ground node, an electrostatic discharge (ESD) protection unit including a diode coupled between the node and an additional node, and a transistor coupled between the additional node and the supply node.Type: GrantFiled: July 6, 2016Date of Patent: August 6, 2019Assignee: Intel CorporationInventors: Christopher P. Mozak, Victor Zia, Gabriel J. Thompson
-
Patent number: 10366978Abstract: A grounded gate NMOS transistor includes a P-type substrate, P-well region in the P-type substrate, and a gate finger traversing the P-well region. The gate finger has a first spacer on a first sidewall and a second spacer on a second sidewall opposite to the first sidewall. An N+ drain doping region is disposed in the P-type substrate and is adjacent to the first sidewall of the gate finger. The N+ drain doping region is contiguous with a bottom edge of the first spacer. An N+ source doping region is disposed in the P-type substrate opposite to the N+ drain doping region. The N+ source doping region is kept a predetermined distance from a bottom edge of the second spacer. A P+ pick-up ring is disposed in the P-well region and surrounds the gate finger, the N+ drain doping region, and the N+ source doping region.Type: GrantFiled: July 16, 2018Date of Patent: July 30, 2019Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Hsiang Chang, Hou-Jen Chiu, Mei-Ling Chao, Tien-Hao Tang, Kuan-Cheng Su
-
Patent number: 10366950Abstract: Embodiments of the invention include an interconnect structure with a via and methods of forming such structures. In an embodiment, the interconnect structure comprises a first interlayer dielectric (ILD). A first interconnect line and a second interconnect line extend into the first ILD. According to an embodiment, a second ILD is positioned over the first interconnect line and the second interconnect line. A via may extend through the second ILD and electrically coupled to the first interconnect line. Additionally, embodiments of the invention include a portion of a bottom surface of the via being positioned over the second interconnect line. However, an isolation layer may be positioned between the bottom surface of the via and a top surface of the second interconnect line, according to an embodiment of the invention.Type: GrantFiled: June 26, 2015Date of Patent: July 30, 2019Assignee: Intel CorporationInventors: Kevin Lin, Robert Lindsey Bristol, James M. Blackwell, Rami Hourani
-
Patent number: 10366975Abstract: The present disclosure generally relates to semiconductor structures and, more particularly, to electrostatic discharge protective structures and methods of manufacture. The structure includes: an epitaxial layer comprising a first region, a second region and a third region; a plurality of gate structures connecting the first region to the second region and the second region to the third region; and a plurality of terminals connected to the first region and the third region and the gate structures.Type: GrantFiled: May 24, 2018Date of Patent: July 30, 2019Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Jie Zeng, Chai Ean Gill
-
Patent number: 10361185Abstract: An electrostatic discharge protection clamp includes a substrate and a first electrostatic discharge protection device over the substrate. The first electrostatic discharge protection device includes a buried layer over the substrate. The buried layer has a first region having a first doping concentration and a second region having a second doping concentration. The first doping concentration is greater than the second doping concentration. The first electrostatic discharge protection device includes a first transistor over the buried layer. The first transistor has an emitter coupled to a first cathode terminal of the electrostatic discharge protection clamp. The first electrostatic discharge protection device includes a second transistor over the buried layer. The second transistor has an emitter coupled to a first anode terminal of the electrostatic discharge protection clamp. A collector of the first transistor and a collector of the second transistor are over the first region of the buried layer.Type: GrantFiled: May 4, 2017Date of Patent: July 23, 2019Assignee: NXP USA, Inc.Inventors: Rouying Zhan, Chai Ean Gill
-
Patent number: 10361187Abstract: An electrostatic discharge (ESD) protection device including a silicon controlled rectifier and a diode string arranged along a first direction is provided. The silicon controlled rectifier includes an anode and a cathode disposed separately from each other. The anode and the cathode respectively include doped regions. The doped regions in the anode are arranged along a second direction. The doped regions in the cathode are arranged along the second direction. The first direction intersects the second direction.Type: GrantFiled: May 10, 2018Date of Patent: July 23, 2019Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Ruei-Siang Syu, Wen-Chu Lo, Chih-Feng Lin
-
Patent number: 10361186Abstract: In some examples, a device includes a first power supply node, an input-output node, and a second power supply node positioned between the first power supply node and the input-output node. The device also includes a protection element configured to block a parasitic flow of carriers between the first power supply node and the input-output node, wherein the parasitic flow of carriers is based on a voltage level of the second power supply node.Type: GrantFiled: February 7, 2018Date of Patent: July 23, 2019Assignee: Infineon Technologies AGInventor: Gernot Langguth
-
Patent number: 10352990Abstract: A failure diagnosis circuit configured to diagnose an open-circuit failure in a reverse connection protection transistor includes a power supply unit having a switching transistor electrically connected to a power source and the reverse connection protection transistor and is brought into an on state or an off state in response to a control signal, and in which power is supplied from the power source to the reverse connection protection transistor when the switching transistor is in the on state; a power supply control unit that controls power supply to the reverse connection protection transistor and stop of the power supply by outputting the control signal to the switching transistor; and a diagnosis unit that diagnoses an open-circuit failure in the reverse connection protection transistor on the basis of an output state of the control signal and a detection result of voltage between the switching transistor and the reverse connection protection transistor.Type: GrantFiled: April 6, 2016Date of Patent: July 16, 2019Assignee: KABUSHIKI KAISHA TOKAI RIKA DENKI SEISAKUSHOInventors: Shinichi Miyazaki, Tatsuya Suzuki
-
Patent number: 10355144Abstract: A heat-dissipating Zener diode includes a heavily-doped semiconductor substrate having a first conductivity type, a first epitaxial layer having the first conductivity type, a first heavily-doped area having a second conductivity type, a second epitaxial layer, and a second heavily-doped area having the second conductivity type or the first conductivity type. The first epitaxial layer is formed on the heavily-doped semiconductor substrate. The first heavily-doped area is formed in the first epitaxial layer and spaced from the heavily-doped semiconductor substrate. The second epitaxial layer is formed on the first epitaxial layer and penetrated with a first doped area, and the first doped area has the second conductivity type and contacts the first heavily-doped area. The second heavily-doped area is formed in the first doped area.Type: GrantFiled: July 23, 2018Date of Patent: July 16, 2019Assignee: Amazing Microelectronic Corp.Inventors: Chih-Ting Yeh, Sung-Chih Huang, Che-Hao Chuang
-
Patent number: 10319662Abstract: The present disclosure relates to a thermal management solution for ESD protection devices in advanced Fin- and/or Nanowire-based technology nodes, by employing localized nano heat sinks, which enable heat transport from local hot spots to surface of chip, which allows significant reduction in peak temperature for a given ESD current. In an aspect, the proposed semiconductor device can include at least one fin having a source and a drain disposed over a p-well or a n-well in a substrate; an electrically floating dummy metal gate disposed close to drain or hot spot over at least a portion of the at least one fin, and an electrical metal gate is disposed close to the source; and a nano-heat sink operatively coupled with the dummy metal gate and terminating at the surface of chip in which the semiconductor device is configured so as to enable transfer of heat received from the at least one fin through the dummy metal gate to the surface of the chip.Type: GrantFiled: January 30, 2018Date of Patent: June 11, 2019Assignee: INDIAN INSTITUTE OF SCIENCEInventors: Mayank Shrivastava, Milova Paul, Christian Russ, Harald Gossner
-
Patent number: 10312232Abstract: A semiconductor device assembly includes a substrate and a die coupled to the substrate. The die includes a first contact pad electrically coupled to a first circuit on the die including at least one active circuit element, and a second contact pad electrically coupled to a second circuit on the die including only passive circuit elements. The substrate includes a substrate contact electrically coupled to both the first and second contact pads. The semiconductor device assembly can further include a second die including a third contact pad electrically coupled to a third circuit on the second die including at least a second active circuit element, and a fourth contact pad electrically coupled to a fourth circuit on the second die including only passive circuit elements. The substrate contact can be electrically coupled to the third contact pad and electrically disconnected from the fourth contact pad.Type: GrantFiled: June 13, 2018Date of Patent: June 4, 2019Assignee: Micron Technology, Inc.Inventors: James E. Davis, John B. Pusey, Zhiping Yin, Kevin G. Duesman
-
Patent number: 10310344Abstract: A measuring method and a liquid crystal display panel are provided. The measuring method includes disposing a test electrode on an outside of the liquid crystal display panel, and electrically connecting the test electrode with a pixel electrode, and measuring a voltage of the pixel electrode by the test electrode when the liquid crystal display panel is in operation. The voltage of the pixel electrode can be directly measured by the measuring method, thereby increasing the accuracy for measuring the driving voltage of liquid crystal.Type: GrantFiled: August 7, 2015Date of Patent: June 4, 2019Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventor: Yuan Xiong
-
Patent number: 10312368Abstract: Semiconductor devices include a semiconductor substrate containing a source region and a drain region, a gate structure supported by the semiconductor substrate between the source region and the drain region, a composite drift region in the semiconductor substrate, the composite drift region extending laterally from the drain region to at least an edge of the gate structure, the composite drift region including dopant having a first conductivity type, wherein at least a portion of the dopant is buried beneath the drain region at a depth exceeding an ion implantation range, and a well region in the semiconductor substrate. The well region has a second conductivity type and is configured to form a channel therein under the gate structure during operation. Methods for the fabrication of semiconductor devices are described.Type: GrantFiled: March 21, 2017Date of Patent: June 4, 2019Assignee: NXP USA, Inc.Inventors: Philippe Renaud, Zihao M. Gao
-
Patent number: 10304761Abstract: Provided are a semiconductor device realized easily at low cost without requiring a complicated manufacturing process, and an alternator using the same. The semiconductor device includes a base having a base seat, a lead having a lead header, and an electronic circuit body, wherein the electronic circuit body is arranged between the base and the lead; the base seat is connected to a first surface of the electronic circuit body; the lead header is connected to a second surface of the electronic circuit body; the electronic circuit body is integrally covered by resin, including a transistor circuit chip having a switching element, a control circuit chip for controlling the switching element, a drain frame, and a source frame; either one of the drain frame and the source frame, and the base are connected; and the other one of the drain frame and the source frame, and the lead are connected.Type: GrantFiled: November 17, 2016Date of Patent: May 28, 2019Assignee: Hitachi Power Semiconductor Device, Ltd.Inventors: Kenya Kawano, Tetsuya Ishimaru, Shinichi Kurita, Takeshi Terakawa
-
Patent number: 10305276Abstract: An electrostatic discharge (ESD) protection circuit for providing ESD paths between a signal pad and a first or second power rail includes a first ESD protection module and a second ESD protection module. The first ESD protection module is coupled between the signal pad and the first power rail, and includes at least two first diodes and a first resistor. The first diodes are stacked with each other, and one of the first diodes is electrically connected with the first resistor in parallel. The second ESD protection module is coupled between the signal pad and the second power rail, and includes at least two second diodes and a second resistor. The second diodes are stacked with each other, and one of the second diodes is electrically connected with the second resistor in parallel. The signal pad is coupled between the stacked first diodes and the stacked second diodes.Type: GrantFiled: February 13, 2017Date of Patent: May 28, 2019Assignee: NATIONAL TAIWAN NORMAL UNIVERSITYInventors: Chun-Yu Lin, Chun-Yu Chen
-
Patent number: 10297590Abstract: The present disclosure teaches a Field-Effect Transistor (FET) configured as a diode to provide ESD protection. The field-effect transistor has its gate, source, and body connected to a common power supply rail. A low-density doped drain region extends in a length direction beyond the gate sidewall spacers of the transistor to provide a lower leakage current than would otherwise be exhibited by the protection device.Type: GrantFiled: January 8, 2018Date of Patent: May 21, 2019Assignee: NXP USA, Inc.Inventors: Jean-Philippe Laine, Jiang-kai Zuo, Ronghua Zhu, Patrice Besse, Rouying Zhan
-
Patent number: 10288961Abstract: The present disclosure provides an array substrate and a display apparatus. The array substrate comprises at least two groups of signal lines, a common electrode line and at least two common electrode sub-lines, at least one signal line of one group of the at least two groups of signal lines is connected to one common electrode sub-line of the at least two common electrode sub-lines via a first electrostatic discharge circuit, at least one signal line of another group of the at least two groups of signal lines is connected to another common electrode sub-line of the at least two common electrode sub-lines via a second electrostatic discharge circuit, each common electrode sub-line is respectively connected to the common electrode line via a third electrostatic discharge circuit.Type: GrantFiled: September 28, 2017Date of Patent: May 14, 2019Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Xueguang Hao, Yongda Ma, Xinyin Wu
-
Patent number: 10283361Abstract: A method for fabricating a semiconductor device includes forming a plurality of isolation structures in a semiconductor substrate and forming a plurality of blocking structures over the isolation structures. The blocking structures have a lower reflectivity than the isolation structures. The method further includes forming a photoresist layer on the semiconductor substrate, exposing the photoresist layer to a light source through a mask, and developing the photoresist layer to create a patterned photoresist feature that covers a first region of a portion of the semiconductor substrate between two of the isolation structures. The portion of the semiconductor substrate having a second region that is exposed.Type: GrantFiled: December 13, 2017Date of Patent: May 7, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Hsuan Yang, Wen Han Hung, Tzy-Kuang Lee, Chia Ying Lin
-
Patent number: 10277028Abstract: An electrical system includes an input node electrically connectable to a power supply. The system includes a plurality of voltage suppressors, with at least one of the voltage suppressors electrically connected to the input node. A voltage selection switch is electrically connected to at least one of the plurality of voltage suppressors. A controller in communication with the switch may selectively operate the switch based on a nominal operating voltage at the input node.Type: GrantFiled: April 28, 2016Date of Patent: April 30, 2019Assignee: Continental Automotive Systems, Inc.Inventors: Lance Ronald Strayer, Daniel William Shafer
-
Patent number: 10262986Abstract: A protection device as provided includes a doped well with a first-type impurity, formed in a substrate. A first semiconductor terminal with a second-type impurity is formed on the doped well. A second semiconductor terminal with a second-type impurity is formed on the doped well separating from the first semiconductor terminal. The first semiconductor terminal is connected to a voltage level and a second semiconductor terminal is connected to a ground voltage.Type: GrantFiled: June 13, 2017Date of Patent: April 16, 2019Assignee: United Microelectronics Corp.Inventors: Sheng-Huei Dai, Tzung-Lin Li
-
Patent number: 10262997Abstract: A high-voltage semiconductor device including a semiconductor layer formed on a substrate is provided. A first well region having a first conductivity type and a second well region having a second conductivity type are formed in the semiconductor layer. Source and drain regions are respectively formed in the first and second well regions. A gate structure is disposed on the semiconductor layer. A first isolation trench structure is disposed in the semiconductor layer and surrounds the first and second well regions. The first isolation trench structure includes a first polysilicon layer filling a first trench and having the second conductivity type, a first heavy doping region formed in an upper portion of the first polysilicon layer and having the second conductivity type, and a first insulating liner disposed on sidewalls of the first trench and surrounding the first polysilicon layer.Type: GrantFiled: September 14, 2017Date of Patent: April 16, 2019Assignee: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Shin-Cheng Lin, Yeh-Jen Huang, Fu-Hsin Chen
-
Patent number: 10256226Abstract: The present invention relates to a display device including a static electricity discharge circuit. The display device according to an exemplary embodiment of the present invention includes: a thin film transistor array panel including a display area including a plurality of pixels and a peripheral area around the display area; a signal wire positioned at the peripheral area; and a static electricity discharge circuit unit positioned at the peripheral area and connected to the signal wire, wherein the static electricity discharge circuit unit includes a first portion and a second portion positioned at a same layer as a portion of the signal wire and facing each other with a separation space therebetween, and a connecting member positioned at a different layer from the first portion and the second portion and electrically connecting the first portion and the second portion.Type: GrantFiled: August 9, 2017Date of Patent: April 9, 2019Assignee: Samsung Display Co., Ltd.Inventors: Yeo Geon Yoon, Hyung Gi Jung
-
Patent number: 10249610Abstract: In some examples, an electrostatic discharge (ESD) device comprises an insulated-gate bipolar transistor (IGBT) comprising a source terminal, an anode terminal, a gate terminal, and a body terminal; and at least one reverse bias device comprising a first terminal and a second terminal, wherein the first terminal couples to the source terminal and the second terminal couples to the body terminal.Type: GrantFiled: February 14, 2018Date of Patent: April 2, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Aravind Chennimalai Appaswamy, James P. Di Sarro, Krishna Praveen Mysore Rajagopal, Akram A. Salman, Muhammad Yusuf Ali
-
Patent number: 10242978Abstract: The present disclosure provides a semiconductor ESD protection device. The semiconductor ESD protection device includes a substrate including a first conductivity type, a gate formed on the substrate, a source region and a drain region formed in the substrate, and a body region formed in the substrate. The substrate and the body region include a first conductivity type. The source region and the drain region include a second conductivity type. And the first conductivity type and the second conductivity type are complementary to each other. The body region is electrically connected to the gate.Type: GrantFiled: October 26, 2017Date of Patent: March 26, 2019Assignee: Nanya Technology CorporationInventors: Fang-Wen Liu, Tseng-Fu Lu, Wei-Ming Liao
-
Patent number: 10234489Abstract: A method for managing an assembling process of an electrical product. The electrical product at least includes a substrate with a semiconductor component mounted thereon and a power supply circuit. In the method, during assembly of the electrical product, a potential difference between two points on electric wires or signal wires electrically connected with an impedance element, which is inside the electrical product, interposed therebetween is constantly measured. Also, in the method, if a change that exceeds a predetermined threshold value, based on which electrostatic discharge noise and a normal potential range are distinguished from each other, occurs in the potential difference between the two points, measurement data on the potential difference between the two points is recorded and a mark for indicating that the electrical product was affected by electrostatic discharge is provided to the electrical product.Type: GrantFiled: September 24, 2014Date of Patent: March 19, 2019Assignee: TOSHIBA MITSUBISHI-ELECTRIC INDUSTRIAL SYSTEMS CORPORATIONInventors: Norihiro Suzuki, Shigehiko Matsuda
-
Patent number: 10217827Abstract: HEMT having a drain field plate is provided. The drain field plate is formed in the area between the gate and drain of a HEMT. The drain field plate includes a metal pad that has a larger projection area than the drain pad. The drain field plate and semiconductor layer disposed beneath the drain field plate form a metal-semiconductor (M-S) Schottky structure. The capacitance of the M-S Schottky structure generates capacitance in the semiconductor area, which increases the breakdown voltage of the transistor components of the HEMT. A portion of the substrate under the active area may be removed to thereby increase the heat conductivity and reduce the junction temperature of the transistor components of the HEMT.Type: GrantFiled: May 7, 2017Date of Patent: February 26, 2019Assignee: RFHIC CorporationInventor: Won Sang Lee
-
Patent number: 10211270Abstract: Provided is a display panel to which a dual gate transistor is applied. The display panel includes a substrate including a pixel area and a non-pixel area and a dual gate transistor disposed on the non-pixel area. The dual gate transistor includes first and second transistors which are connected in series and an auxiliary electrode which connects two gate electrodes of the first and second transistors. The auxiliary electrode is on a layer which is different from the gate electrode. Therefore, an area in which the dual gate transistor is formed is reduced and stability of the driving circuit is secured.Type: GrantFiled: November 28, 2017Date of Patent: February 19, 2019Assignee: LG Display Co., Ltd.Inventor: JongMoo Ha
-
Patent number: 10211290Abstract: A bipolar junction transistor is configured to provide electrostatic discharge (ESD) protection for an integrated circuit. The bipolar junction transistor includes a substrate configured to function as a gate for the bipolar junction transistor. At least one drain finger extends in a first direction on a first surface of the substrate and is configured to function as a collector for the bipolar junction transistor. At least one source finger extends in the first direction on the first surface of the substrate and is configured to function as an emitter for the bipolar junction transistor. The at least one source finger includes a pickup region that is configured to set a substrate potential.Type: GrantFiled: March 10, 2016Date of Patent: February 19, 2019Assignee: NXP B.V.Inventor: Da-Wei Lai
-
Patent number: 10211058Abstract: An electrostatic discharge protection device includes a buried layer having a plurality of heavily doped regions of a first conductivity type and a laterally diffused region between adjacent heavily doped regions, a semiconductor region over the buried layer, and a first well of the first conductivity type extending from a surface of the semiconductor region to a heavily doped region. The device includes a first transistor in the semiconductor region having an emitter coupled to the first terminal, and a second transistor in the semiconductor region having an emitter coupled to the second terminal. The first well forms a collector of the first transistor and a collector of the second transistor.Type: GrantFiled: September 4, 2015Date of Patent: February 19, 2019Assignee: NXP USA, Inc.Inventors: Jean-Phillippe Laine, Patrice Besse, Changsoo Hong, Rouying Zhan
-
Patent number: 10200641Abstract: One problem addressed by the present invention is to provide an optical sensor, a solid-state imaging device, and methods for reading the signals therefrom, which contribute greatly to the development of industry and the realization of a safer and more secure society. One solution according to the present invention is an optical sensor having a light-receiving element, storage capacitors that store a charge, and a transfer switch for transferring to the storage capacitors a charge generated by light input to the light-receiving element, wherein the storage capacitors are a floating diffusion capacitor and a lateral overflow integration capacitor, and the transfer switch is a non-LDD/MOS transistor, that is, a non-LDD/MOS transistor for which the impurity concentration of the drain region is reduced by 50%.Type: GrantFiled: November 16, 2015Date of Patent: February 5, 2019Assignee: TOHOKU UNIVERSITYInventors: Shigetoshi Sugawa, Rihito Kuroda, Shunichi Wakashima
-
Patent number: 10192792Abstract: A method of forming a logic cell utilizing a TS gate cross-couple construct and the resulting device are provided. Embodiments include forming active fins and dummy fins on a substrate, the dummy fins adjacent to each other and between the active fins; forming STI regions between and next to the active and dummy fins; forming gate structures in parallel across the active and dummy fins; forming a gate cut region by cutting the gate structures between the dummy fins; forming a TS layer between the gate structures, the TS layer crossing the gate cut region; and forming a contact connecting a gate structure and the TS layer on a first side of the gate cut region and forming a contact connecting a gate structure and the TS layer on a second side of the gate cut region, the TS layer and contacts cross coupling the gate structures.Type: GrantFiled: May 31, 2016Date of Patent: January 29, 2019Assignee: GLOBALFOUNDRIES INC.Inventor: Ryan Ryoung-han Kim
-
Patent number: 10191694Abstract: Semiconductor structures and methods for crystalline junctionless transistors used in nonvolatile memory arrays are introduced. Various embodiments in accordance with this disclosure provide a method of fabricating a monolithic 3D cross-bar nonvolatile memory array with low thermal budget. The method incorporates crystalline junctionless transistors into nonvolatile memory structures by transferring a layer of doped crystalline semiconductor material from a seed wafer to form the source, drain, and connecting channel of the junctionless transistor.Type: GrantFiled: April 17, 2017Date of Patent: January 29, 2019Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jean-Pierre Colinge, Carlos H. Diaz, Ta-Pen Guo
-
Patent number: 10186514Abstract: Bi-stable static random access memory (SRAM) bit cells formed from III-V compounds and configured to achieve higher operating speeds are disclosed. In one aspect, a bi-stable SRAM bit cell includes substrate, first well layer formed over substrate from a III-V compound doped with a first type material, and second well layer formed over first well layer from a III-V compound doped with a second type material. Channel layer is formed over second well layer from a III-V compound doped with the first type material. Source and drain regions are formed over channel layer from a III-V compound doped with the first type material, and gate region is formed over channel layer. Bipolar junction transistors (BJTs) are formed such that a data value can be stored in second well layer. Collector tap electrode is configured to provide access to collector of each BJT for reading or writing data.Type: GrantFiled: September 6, 2017Date of Patent: January 22, 2019Assignee: QUALCOMM IncorporatedInventors: Gengming Tao, Xia Li, Bin Yang
-
Patent number: 10186506Abstract: An electrostatic discharge circuit may include a substrate, an N+ buried layer in the substrate, an n-type epitaxial layer on the N+ buried layer and the substrate, a first P? region in an anode region of the n-type epitaxial layer, a first N+ region in the first P? region, an N-well in a cathode region of the n-type epitaxial layer, a first P+ region in the N-well, and a second N+ region located in the N-well. The first N+ region may be located closer to the second N+ region than the first P+ region.Type: GrantFiled: July 19, 2017Date of Patent: January 22, 2019Assignee: Semiconductor Components Industries, LLCInventor: Junhyeong Ryu
-
Patent number: 10177135Abstract: An electrostatic discharge protection circuit is provided. The electrostatic discharge protection circuit includes a first metal-oxide-semiconductor (MOS) transistor, a second MOS transistor, and a third MOS transistor. The first MOS transistor is coupled between a power terminal and a ground terminal. The first MOS transistor has a control electrode terminal coupled to a first node to receive a first signal. The second MOS transistor has a control electrode terminal and a first electrode terminal both coupled to the first node and a second electrode terminal coupled to a bulk of the first MOS transistor. The third MOS transistor has a control electrode terminal coupled to a second node to receive a second node, a first electrode terminal coupled to the first node, and a second electrode terminal coupled to the bulk of the first MOS transistor. The first signal is inverse to the second signal.Type: GrantFiled: May 18, 2016Date of Patent: January 8, 2019Assignee: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Shao-Chang Huang, Chun-Chien Tsai, Yeh-Ning Jou, Geeng-Lih Lin
-
Patent number: 10177136Abstract: A circuit for protecting against electrostatic discharge events has a semiconductor substrate (200) of first conductivity embedding a first diode in a well (260) of opposite second conductivity, the diode's anode (111) tied to an I/O pin-to-be-protected (101) at a first voltage, and the first diode's cathode (112) connected to the first drain (123) of a first MOS transistor in the substrate. The first MOS transistor's first gate (122) is biased to a second voltage smaller than the first voltage, thereby reducing the first voltage by the amount of the second voltage. In series with the first MOS transistor is a second MOS transistor with its second drain (670) merged with the first source of the first MOS transistor, and its second source (131), together with its second gate (132), tied to ground potential (140).Type: GrantFiled: August 9, 2017Date of Patent: January 8, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Roger A. Cline, Kyle C. Schulmeyer
-
Patent number: 10170907Abstract: The present disclosure relates to an electrostatic discharge (ESD) protection circuit including a dynamic field plate bias circuit, and associated methods. In some embodiments, the ESD protection circuit includes a bipolar junction transistor (BJT) based ESD protection circuit including a field plate configured to increase a breakdown voltage of the BJT based ESD protection circuit. The ESD protection circuit also includes a dynamic field plate bias circuit coupled to the field plate of the BJT based ESD protection circuit. The dynamic field plate bias circuit is configured to provide the field plate a field plate bias at transient opposite to a field plate bias at a normal operation. The transient bias reduces a trigger voltage of the BJT based ESD protection circuit and increases a shunt current of the BJT based ESD protection circuit during the ESD event. Thereby, ESD protection reliability is improved.Type: GrantFiled: August 22, 2016Date of Patent: January 1, 2019Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Ming-Fang Lai
-
Patent number: 10163895Abstract: An ESD protection device on a substrate includes a base doped region of a first conductivity type. A first inter doped region of a second conductivity type is in the base doped region. A drain region of the second conductivity type in the first inter doped region is connected to a first electrode terminal. An inserted doped region of the first conductivity type is in the drain region. A second inter doped region of the second conductivity type is in the base doped region. A source region of the second conductivity type is in the second inter doped region. A substrate-surface doped region of the first conductivity type in the substrate is adjacent to or in contact with the source region. A gate structure is between the drain and source regions in the substrate. The substrate-surface doped region and the source region are connected to a second electrode terminal.Type: GrantFiled: November 30, 2016Date of Patent: December 25, 2018Assignee: United Microelectronics Corp.Inventors: Heng-Yu Lin, Kuei-Chih Fan, Hou-Jen Chiu, Mei-Ling Chao, Tien-Hao Tang
-
Patent number: 10163893Abstract: Apparatus including an array of memory cells may include circuit-protection devices that may include first and second circuit-protection units, a first gate having a first source/drain connected to a first node of the first circuit-protection unit, and a second gate having a first source/drain connected to a first node of the second circuit-protection unit, wherein a second source/drain of the first gate is connected to a second source/drain of the second gate.Type: GrantFiled: August 28, 2017Date of Patent: December 25, 2018Assignee: Micron Technologies, Inc.Inventor: Michael Smith
-
Patent number: 10163889Abstract: A phase shifter includes a signal input, a signal output, an ESD protection circuit, first and second signal paths between the signal input and the signal output. The ESD protection circuit includes first and second two port devices, each two port device being switchable between a high impedance state and a low impedance state. The first signal path includes the first two port device of the ESD protection circuit and a first delay line configured to provide a first phase shift to a signal transmitted from the signal input to the signal output via the first signal path. The second signal path includes the second two port device of the ESD protection circuit and a second delay line configured to provide a second phase shift, different from the first phase shift, to the signal transmitted from the signal input to the signal output via the second signal path.Type: GrantFiled: September 15, 2017Date of Patent: December 25, 2018Assignee: Fraunhofer-Gesellschaft zur Foerderung der angewandten Forschung e.V.Inventors: Frank Mayer, Mario Schuehler, Michael Schlicht, Rainer Wansch
-
Patent number: 10153016Abstract: Apparatuses for providing external terminals of a semiconductor device are described. An example apparatus includes an input pad, an input buffer including a first input node and a second input node, a switch that couples the first input node and the second input node in an active state and further decouples the first input node and the second input node in an inactive state, a control circuit that provides a signal causing the switch to be in the active state or an inactive state. The first input node of the input buffer is coupled to the input pad by a conductive wiring.Type: GrantFiled: September 13, 2017Date of Patent: December 11, 2018Assignee: Micron Technology, Inc.Inventor: Sadayuki Okuma
-
Patent number: 10154222Abstract: One problem addressed by the present invention is to provide an optical sensor, a solid-state imaging device, and methods for reading the signals therefrom, which contribute greatly to the development of industry and the realization of a safer and more secure society. One solution according to the present invention is an optical sensor having a light-receiving element, storage capacitors that store a charge, and a transfer switch for transferring to the storage capacitors a charge generated by light input to the light-receiving element, wherein the storage capacitors are a floating diffusion capacitor and a lateral overflow integration capacitor, and the transfer switch is a non-LDD/MOS transistor, that is, a non-LDD/MOS transistor for which the impurity concentration of the drain region is reduced by 50%.Type: GrantFiled: March 16, 2018Date of Patent: December 11, 2018Assignee: TOHOKU UNIVERSITYInventors: Shigetoshi Sugawa, Rihito Kuroda, Shunichi Wakashima
-
Patent number: 10147718Abstract: An ESD circuit includes a first metal oxide channel device having a drain coupled to a first node, a source coupled to a second node, and a gate coupled to the first node; a second metal oxide channel device having a source coupled to the first node, a drain coupled to the second node, and a gate coupled to the second node; a first capacitor coupled between the first and second nodes proximate to the first metal oxide channel device; and a second capacitor coupled between the first and second nodes proximate to the second metal oxide channel device. The ESD circuit can further include a third capacitor coupled between the first and second nodes proximate to the first capacitor. The ESD circuit can further include a fourth capacitor coupled between the first and second nodes proximate to the second capacitor.Type: GrantFiled: October 23, 2017Date of Patent: December 4, 2018Assignee: DPIX, LLCInventors: Byung-Kyu Park, Karthik Nagarajan, Jungwon Park, Yang-Wen Chen, Ick-Hwan Ko
-
Patent number: 10128243Abstract: A semiconductor device includes a substrate with a NMOS region and a PMOS region, a device isolation layer on the substrate to define active fins, and gate patterns on the substrate to have a length direction crossing the active fins, wherein the device isolation layer includes diffusion brake regions between respective pairs of the active fins, the diffusion brake regions being disposed adjacent to each other in a width direction of the gate patterns, and wherein a width of the diffusion brake region in the NMOS region is different from a width of the diffusion brake region in the PMOS region.Type: GrantFiled: December 1, 2015Date of Patent: November 13, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Je-Min Yoo, Sangyoon Kim, Woosik Kim, Jongmil Youn, Hwasung Rhee, Heedon Jeong
-
Patent number: 10128229Abstract: A semiconductor device assembly includes a substrate and a die coupled to the substrate. The die includes a first contact pad electrically coupled to a first circuit on the die including at least one active circuit element, and a second contact pad electrically coupled to a second circuit on the die including only passive circuit elements. The substrate includes a substrate contact electrically coupled to both the first and second contact pads. The semiconductor device assembly can further include a second die including a third contact pad electrically coupled to a third circuit on the second die including at least a second active circuit element, and a fourth contact pad electrically coupled to a fourth circuit on the second die including only passive circuit elements. The substrate contact can be electrically coupled to the third contact pad and electrically disconnected from the fourth contact pad.Type: GrantFiled: November 13, 2017Date of Patent: November 13, 2018Assignee: Micron Technology, Inc.Inventors: James E. Davis, John B. Pusey, Zhiping Yin, Kevin G. Duesman
-
Patent number: 10128228Abstract: A semiconductor device includes a type IV semiconductor base substrate, a first type III-V semiconductor layer formed over the base substrate, a second type III-V semiconductor layer formed over the first type III-V semiconductor layer. A two-dimensional charge carrier gas forms at an interface between the first and second type III-V semiconductor layers. First and second electrically conductive device terminals are in ohmic contact with the two-dimensional charge carrier gas. A gate electrode is formed on the first type III-V semiconductor layer and is configured to control a conduction state of the two-dimensional charge carrier gas. An electrically insulating region is disposed over the second type III-V semiconductor layer and is laterally between the gate electrode and the second electrically conductive device terminal. At least one diode is formed on the electrically insulating region and is electrically connected between the gate electrode and the second electrically conductive device terminal.Type: GrantFiled: June 22, 2017Date of Patent: November 13, 2018Assignee: Infineon Technologies Americas Corp.Inventors: Guang-Bo Gao, Zhaofeng Wang
-
Patent number: 10121867Abstract: A semiconductor structure is disclosed. The semiconductor structure includes: a substrate; a gate structure formed on the substrate; a source region and a drain region formed in the substrate on either side of the gate structure, the source region and the drain region both having a first type of conductivity; and a dielectric layer having a first portion and a second portion, wherein the first portion of the dielectric layer is formed on a portion of the gate structure, and the second portion of the dielectric layer is formed on the substrate and extending to a portion of the drain region, wherein the dielectric layer includes at least one recess on the second portion. An associated fabricating method is also disclosed.Type: GrantFiled: May 5, 2016Date of Patent: November 6, 2018Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Hong-Shyang Wu, Kuo-Ming Wu
-
Patent number: 10090291Abstract: A layout structure of an ESD protection semiconductor device includes a substrate, a first doped region, a pair of second doped regions, a pair of third doped regions, at least a first gate structure formed within the first doped region, and a drain region and a first source region formed at two sides of the first gate structure. The substrate, the first doped region and the third doped regions include a first conductivity type. The second doped regions, the drain region and the first source region include a second conductivity type complementary to the first conductivity type. The first doped region includes a pair of lateral portions and a pair of vertical portions. The pair of second doped regions is formed under the pair of lateral portions, and the pair of third doped regions is formed under the pair of vertical portions.Type: GrantFiled: April 26, 2016Date of Patent: October 2, 2018Assignee: UNITED MICROELECTRONICS CORP.Inventors: Mei-Ling Chao, Tien-Hao Tang, Kuan-Cheng Su
-
Patent number: 10079187Abstract: A semiconductor device includes a first test structure including a first portion of a conductive structure and a second portion of the conductive structure located within a first lateral wiring layer of a layer stack of the semiconductor device. The first portion of the conductive structure of the first test structure is electrically connected to the second portion of the conductive structure of the first test structure through a third portion located within a second lateral wiring layer of the layer stack arranged above the first lateral wiring layer. Further, the first portion of the conductive structure of the first test structure is electrically connected to a gate of a test transistor structure, a doping region of the test transistor structure or an electrode of a test capacitor. Additionally, the first portion of the conductive structure of the first test structure is electrically connected to a first test pad of the first test structure.Type: GrantFiled: April 25, 2017Date of Patent: September 18, 2018Assignee: INFINEON TECHNOLOGIES AGInventors: Daniel Beckmeier, Andreas Martin