Field Effect Device In Non-single Crystal, Or Recrystallized, Semiconductor Material Patents (Class 257/66)
In array having structure for use as imager or display, or with transparent electrode (Class 257/72)
-
Patent number: 8941106Abstract: A thin film transistor is provided. In this thin film transistor, the thickness of the gate is increased. Therefore, the source and drain of this thin film transistor can be disposed on the side wall of the gate to decrease the occupied area of the thin film transistor. An array substrate and a display device using the thin film transistor are also provided.Type: GrantFiled: November 29, 2012Date of Patent: January 27, 2015Assignee: E Ink Holdings Inc.Inventors: Cheng-Hang Hsu, Ted-Hong Shinn
-
Patent number: 8940560Abstract: The present invention relates to a touching-type electronic paper and method for manufacturing the same. The touching-type electronic paper includes a TFT substrate and a transparent electrode substrate which are disposed as a cell. The transparent electrode substrate includes a common electrode, microcapsule electronic ink and light guiding poles as light transmitting passages, all of which are formed on a first substrate. The TFT substrate comprises displaying electrodes, first TFTs for driving the displaying electrodes, second TFTs for detecting lights transmitting through the light guiding poles and for producing level signals, and third TFTs for reading the level signals and sending the level signals to a back-end processing system, all of which are formed on a second substrate. The light guiding poles are opposite to the second TFTs respectively.Type: GrantFiled: September 24, 2013Date of Patent: January 27, 2015Assignee: Boe Technology Group Co., Ltd.Inventors: Zenghui Sun, Wenjie Hu, Zhuo Zhang, Gang Wang, Xibin Shao
-
Publication number: 20150021591Abstract: A thin film transistor is disclosed. In one aspect, the thin film transistor includes a substrate, a semiconductor layer formed on the substrate, and a first gate electrode substantially overlapping the semiconductor layer with a gate insulating layer interposed therebetween. The thin film transistor also includes a second gate electrode substantially overlapping the first gate electrode with an interlayer insulating layer interposed therebetween, and a source electrode and a drain electrode electrically connected to the semiconductor layer, wherein the first gate electrode is electrically connected to the second gate electrode.Type: ApplicationFiled: December 18, 2013Publication date: January 22, 2015Applicant: Samsung Display Co., Ltd.Inventors: Jung-Bae Kim, Bo-Yong Chung, Hae-Yeon Lee, Hai-Jung In
-
Publication number: 20150021607Abstract: A thin film transistor substrate includes: a polymer substrate, an oxide transparent electrode layer (TCO) formed on the polymer substrate, a barrier layer formed on the oxide transparent electrode layer, and a semiconductor layer formed on the barrier layer, in which the semiconductor layer is polysilicon. The polysilicon thin film transistor provides an oxide transparent electrode layer (TCO) which absorbs heat energy and light generated during a process of manufacturing the polysilicon thin film transistor to prevent a damage of the substrate using a polymer material.Type: ApplicationFiled: November 22, 2013Publication date: January 22, 2015Applicant: Samsung Display Co., Ltd.Inventors: Young Sik Yoon, Youn Joon Kim, Seung Peom Noh, Sang Jo Lee, Ji Won Han
-
Publication number: 20150021594Abstract: A radiation image-pickup device includes: a plurality of pixels configured to generate signal charge based on radiation; and a field effect transistor used to read out the signal charge from the plurality of pixels. The transistor includes a first silicon oxide film, a semiconductor layer, and a second silicon oxide film laminated in order from a substrate side, the semiconductor layer including an active layer, and a first gate electrode disposed to face the semiconductor layer, with the first or the second silicon oxide film interposed therebetween, and the first or the second silicon oxide film or both include an impurity element.Type: ApplicationFiled: July 1, 2014Publication date: January 22, 2015Applicant: Sony CorporationInventors: Yasuhiro Yamada, Makoto Takatoku
-
Patent number: 8937301Abstract: Disclosed are polymer-based dielectric compositions (e.g., formulations) and materials (e.g. films) and associated devices. The polymers generally include photocrosslinkable pendant groups; for example, the polymers can include one or more coumarin-containing pendant groups.Type: GrantFiled: November 20, 2009Date of Patent: January 20, 2015Assignees: BASF SE, Polyera CorporationInventors: Jordan Quinn, He Yan, Yan Zheng, Christopher Newman, Silke Annika Koehler, Antonio Facchetti, Thomas Breiner
-
Patent number: 8937313Abstract: A semiconductor device and a method of manufacturing the same are disclosed. In one embodiment, the semiconductor device includes a substrate, a first silicon nitride layer formed over the substrate, a first silicon oxide layer formed directly on the first silicon nitride layer and having a thickness of about 1000 ? or less, and a hydrogenated polycrystalline silicon layer formed directly on the first silicon oxide layer.Type: GrantFiled: May 22, 2012Date of Patent: January 20, 2015Assignee: Samsung Display Co., Ltd.Inventors: Yun-Mo Chung, Ki-Yong Lee, Jin-Wook Seo, Jong-Ryuk Park
-
Patent number: 8933442Abstract: An embodiment of the invention provides a thin film transistor substrate includes: a substrate; and a plurality of transistors, wherein each of the transistors includes a gate electrode disposed on the substrate; a first diffusion barrier layer disposed on the substrate and covering an upper surface and a ring sidewall of the gate electrode; a gate insulating layer disposed on the first diffusion barrier layer; an active layer disposed on the gate insulating layer and over the gate electrode; a source electrode disposed on the substrate and electrically connected to the active layer; a drain electrode disposed on the substrate and electrically connected to the active layer; and a protective layer covering the source electrode and the drain electrode.Type: GrantFiled: June 5, 2013Date of Patent: January 13, 2015Assignee: Innolux CorporationInventor: Kuan-Feng Lee
-
Patent number: 8933457Abstract: A method for manufacturing a memory device includes forming a plurality of active layers alternating with insulating layers on a substrate where the active layers include an active material, etching the active layers and insulating layers to define a plurality of stacks of active strips, and after the etching, causing crystal growth in the active strips. The substrate can have a single crystalline surface with a crystal structure orientation, and the crystal growth in the active material can form crystallized material having the crystal structure orientation of the substrate at least near side surfaces of the active strips. Causing crystal growth includes depositing a seeding layer over the plurality of stacks and the substrate, where the seeding layer is in contact with the side surfaces of the active strips, and in contact with the substrate. The method can include, after causing crystal growth, removing the seeding layer.Type: GrantFiled: July 3, 2013Date of Patent: January 13, 2015Assignee: Macronix International Co., Ltd.Inventor: Erh-Kun Lai
-
Patent number: 8933458Abstract: A method of patterning a semiconductor film is described. According to an embodiment of the present invention, a hard mask material is formed on a silicon film having a global crystal orientation wherein the semiconductor film has a first crystal plane and second crystal plane, wherein the first crystal plane is denser than the second crystal plane and wherein the hard mask is formed on the second crystal plane. Next, the hard mask and semiconductor film are patterned into a hard mask covered semiconductor structure. The hard mask covered semiconductor structured is then exposed to a wet etch process which has sufficient chemical strength to etch the second crystal plane but insufficient chemical strength to etch the first crystal plane.Type: GrantFiled: October 8, 2013Date of Patent: January 13, 2015Assignee: Intel CorporationInventors: Justin K. Brask, Jack Kavalieros, Brian S. Doyle, Uday Shah, Suman Datta, Amlan Majumdar, Robert S. Chau
-
Publication number: 20150008435Abstract: Embodiments of the invention disclose a sensor and its fabrication method, the sensor comprises: a base substrate, a group of gate lines and a group of data lines arranged as crossing each other, a plurality of sensing elements arranged in an array and defined by the group of gate lines and the group of data lines, each sensing element comprising a TFT device and a photodiode sensing device, wherein the TFT device is a bottom gate TFT; the photodiode sensing device comprises: a receiving electrode connected with a source electrode, a photodiode disposed on the receiving electrode, a transparent electrode disposed on the photodiode, and a bias line disposed on and connected with the transparent electrode, the bias line is disposed as parallel to the gate line.Type: ApplicationFiled: November 23, 2012Publication date: January 8, 2015Inventors: Shaoying Xu, Zhenyu Xie, Xu Chen
-
Publication number: 20150008437Abstract: A thin film transistor is provided. A thin film transistor according to an exemplary embodiment of the present invention includes: a substrate; a gate line disposed on the substrate and including a gate electrode; a semiconductor layer disposed on the substrate and including at least a portion overlapping the gate electrode; a gate insulating layer disposed between the gate line and the semiconductor layer; and a source electrode and a drain electrode disposed on the substrate and facing each other over a channel region of the semiconductor layer. The gate insulating layer includes a first region and a second region, the first region corresponds to the channel region of the semiconductor layer, the first region is made of a first material, the second region is made of a second material, and the first material and the second material have different atomic number ratios of carbon and silicon.Type: ApplicationFiled: September 24, 2014Publication date: January 8, 2015Inventors: Yeon Taek JEONG, Bo Sung KIM, Doo-Hyoung LEE, June Whan CHOI, Tae-Young CHOI, Kano MASATAKA
-
Publication number: 20150008436Abstract: A display substrate includes a base substrate, a gate-line on the base substrate, a data-line crossing the gate-line, a pixel area defined on the base substrate, a gate-pad part connected to an end portion of the gate-line and including a gate corrosion member, and a data-pad part connected to an end portion of the data-line and including a data corrosion member.Type: ApplicationFiled: July 2, 2014Publication date: January 8, 2015Inventor: Dmitry ANTONENKOV
-
Patent number: 8927997Abstract: A substrate includes a thin film transistor (TFT) which includes an active layer, a gate electrode, a source electrode, and a drain electrode; a first insulating layer disposed between the active layer and the gate electrode; a second insulating layer disposed between the gate electrode and the source and drain electrodes; a third insulating layer disposed on the second insulating layer, and including a first region for opening the second insulating layer and a second region for opening one of the source and drain electrodes, the first region and the second region being integrally connected; and a first electrode connected to one of the source and drain electrodes, and disposed so as to cover the first region and the second region.Type: GrantFiled: June 29, 2012Date of Patent: January 6, 2015Assignee: Samsung Display Co., Ltd.Inventors: Won-Kyu Lee, Young-Jin Chang, Seong-Hyun Jin
-
Patent number: 8927981Abstract: The drain voltage of a transistor is determined depending on the driving voltage of an element connected to the transistor. With downsizing of a transistor, intensity of the electric field concentrated in the drain region is increased, and hot carriers are easily generated. An object is to provide a transistor in which the electric field hardly concentrates in the drain region. Another object is to provide a display device including such a transistor. End portions of first and second wiring layers having high electrical conductivity do not overlap with a gate electrode layer, whereby concentration of an electric field in the vicinity of a first electrode layer and a second electrode layer is reduced; thus, generation of hot carriers is suppressed. In addition, one of the first and second electrode layers having higher resistivity than the first and second wiring layers is used as a drain electrode layer.Type: GrantFiled: March 17, 2010Date of Patent: January 6, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kengo Akimoto, Hiromichi Godo, Akiharu Miyanaga
-
Publication number: 20150001523Abstract: A method of forming a polycrystalline silicon layer includes forming a first amorphous silicon layer and forming a second amorphous silicon layer such that the first amorphous silicon layer and the second amorphous silicon layer have different film qualities from each other, and crystallizing the first amorphous silicon layer and the second amorphous silicon layer using a metal catalyst to form a first polycrystalline silicon layer and a second polycrystalline silicon layer. A thin film transistor includes the polycrystalline silicon layer formed by the method and an organic light emitting device includes the thin film transistor.Type: ApplicationFiled: September 19, 2014Publication date: January 1, 2015Inventors: Byoung-Keon PARK, Jong-Ryuk PARK, Yun-Mo CHUNG, Tak-Young LEE, Jin-Wook SEO, Ki-Yong LEE, Min-Jae JEONG, Yong-Duck SON, Byung-Soo SO, Seung-Kyu PARK, Dong-Hyun LEE, Kil-Won LEE, Jae-Wan Jung
-
Publication number: 20150001492Abstract: A thin-film transistor substrate may include an electrical wiring structure that includes a first electrode, which may be a source electrode, a drain electrode, or a capacitor electrode. The thin-film transistor substrate may further include a first insulating layer that directly contacts a first side of the first electrode. The thin-film transistor substrate may further include a second insulating layer that directly contacts a second side of the first electrode opposite the first side of the first electrode. The thin-film transistor substrate may further include a first filling layer that is disposed between the first insulating layer and the second insulating layer.Type: ApplicationFiled: January 22, 2014Publication date: January 1, 2015Applicant: Samsung Display Co., Ltd.Inventor: Dong-Won Lee
-
Patent number: 8921857Abstract: A semiconductor device comprising a circuit including a plurality of thin film transistors and at least one diode (D2a), wherein: the plurality of thin film transistors have the same conductivity type; when the conductivity type of the plurality of thin film transistors is an N type, a cathode-side electrode of the diode (D2a) is connected to a line (550) connected to a gate of a selected one of the plurality of thin film transistors; when the conductivity type of the plurality of thin film transistors, an anode-side electrode of the diode is connected to a line (550) connected to a gate of a selected one of the plurality of thin film transistors; and another diode arranged so that a current flow direction thereof is opposite to that of the diode (D2a) is not formed on the line (550). Thus, it is possible to suppress damage to a thin film transistor due to ESD while suppressing the increase in circuit scale from conventional techniques.Type: GrantFiled: June 9, 2010Date of Patent: December 30, 2014Assignee: Sharp Kabushiki KaishaInventor: Hiroyuki Moriwaki
-
Publication number: 20140374718Abstract: The present application provides a thin film transistor, an active matrix organic light emitting diode assembly and a method for manufacturing the same. The thin film transistor includes: a substrate; a buffer layer on the substrate; a semiconductor layer on the buffer layer, including a source region, a drain region and a channel region; a first gate insulating layer covering the semiconductor layer; a second gate insulating layer foot on the first gate insulating layer, a width of the second gate insulating layer foot being smaller than a width of the first gate insulating layer; and a gate electrode on the second gate insulating layer foot; wherein a part of the first gate insulating layer that is on the semiconductor layer has a flat upper surface. The present application may obtain better implantation profiles of source region and drain region, thereby obtaining better uniformity in TFT performance.Type: ApplicationFiled: June 19, 2014Publication date: December 25, 2014Inventors: Chia-Che HSU, Chia-Chi HUANG, Wei-Ting CHEN, Min-Ching HSU
-
Publication number: 20140374761Abstract: A structure, a method for manufacturing a structure, and an illuminating structure of a thin film transistor are disclosed. In the method, a substrate is provided, and a patterned first conductor layer is formed on the substrate. A patterned semiconductor layer, a patterned insulation layer, and a patterned second conductor layer are formed after forming the patterned first conductor layer, in which the patterned insulation layer contacts with the patterned second conductor layer. A first permeation barrier layer which covers the patterned second conductor layer and the patterned insulation layer is formed.Type: ApplicationFiled: April 7, 2014Publication date: December 25, 2014Applicant: WISTRON CORP.Inventors: Yi-Kai WANG, Tarng-Shiang HU, Chi-Jen KAO
-
Patent number: 8916870Abstract: It is an object to provide a highly reliable semiconductor device including a thin film transistor with stable electric characteristics. In a semiconductor device including an inverted staggered thin film transistor whose semiconductor layer is an oxide semiconductor layer, a buffer layer is provided over the oxide semiconductor layer. The buffer layer is in contact with a channel formation region of the semiconductor layer and source and drain electrode layers. A film of the buffer layer has resistance distribution. A region provided over the channel formation region of the semiconductor layer has lower electrical conductivity than the channel formation region of the semiconductor layer, and a region in contact with the source and drain electrode layers has higher electrical conductivity than the channel formation region of the semiconductor layer.Type: GrantFiled: June 16, 2014Date of Patent: December 23, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Junichiro Sakata, Takuya Hirohashi, Hideyuki Kishida
-
Patent number: 8916877Abstract: A thin film transistor (TFT) comprises: an active layer formed on a substrate; a gate insulating layer formed on the active layer; a gate electrode including a first gate region and a second gate region formed on portions of the gate insulating layer and spaced apart with a separation region interposed therebetween; an interlayer insulating layer formed on the gate insulating layer and the gate electrode, and having an opening formed to expose portions of the gate insulating layer and the gate electrode around the separation region; a gate connection electrode formed on the interlayer insulating layer and connected to the first gate region and the second gate region through the opening; and source and drain electrodes formed on the interlayer insulating layer. The TFT and the OLED display device have excellent driving margin without a spatial loss.Type: GrantFiled: August 22, 2012Date of Patent: December 23, 2014Assignee: Samsung Display Co., Ltd.Inventors: Yong-Ho Yang, Seung-Gyu Tae
-
Publication number: 20140367689Abstract: Provided is a transistor. The transistor includes: a substrate; a semiconductor layer provided on the substrate and having one side vertical to the substrate and the other side facing the one side; a first electrode extending along the substrate and contacting the one side of the semiconductor layer; a second electrode extending along the substrate and contacting the other side of the semiconductor layer; a conductive wire disposed on the first electrode and spaced from the second electrode; a gate electrode provided on the semiconductor layer; and a gate insulating layer disposed between the semiconductor layer and the gate electrode, wherein the semiconductor layer, the first electrode, and the second electrode have a coplanar.Type: ApplicationFiled: February 27, 2014Publication date: December 18, 2014Applicant: Electronics and Telecommunications Research InstituteInventors: Sung Haeng CHO, Sang-Hee PARK, Chi-Sun HWANG
-
Publication number: 20140367690Abstract: A point light source is converted into a plane light source having a satisfactory uniformity. The point light source is converted into a line light source by means of a linear light guiding plate, and further into the plane light source by means of a plane-like light guiding plate. Light from the point light source is reflected at a lamp reflector to be incident on at least two side surfaces of the plane-like light guiding plate.Type: ApplicationFiled: September 4, 2014Publication date: December 18, 2014Inventors: Hajime Kimura, Rumo Satake
-
Publication number: 20140361304Abstract: A thin film transistor array panel includes: a substrate; a gate electrode disposed on the substrate; a semiconductor layer disposed on the substrate and overlapping the gate electrode; a plurality of nano particles disposed on or in the semiconductor layer; a source electrode disposed on the substrate; and a drain electrode disposed on the substrate, where the source electrode and the drain electrode are spaced apart from each other, and the semiconductor layer is disposed between the source electrode and the drain electrode, in which a diameter of each of the nano particles is in a range of about 2 nm to about 5 nm, or a ratio of a plane area of the nano particles per unit area of the semiconductor layer is in a range of about 5% to about 80%.Type: ApplicationFiled: March 13, 2014Publication date: December 11, 2014Applicant: SAMSUNG DISPLAY CO., LTD.Inventors: Byung Su CHO, Hyeong Tag JEON, Jae Sang LEE
-
Publication number: 20140361303Abstract: Complementary circuits based on junction (or heterojunction) field effect transistor devices and bipolar junction (or heterojunction) transistor devices comprised of thin crystalline semiconductor-on-insulator substrates are provided which are compatible with low-cost and/or flexible substrates. Only one substrate doping type (i.e., n-type or p-type) is required for providing the complementary circuits and thus the number of masks (typically three or four) remains the same as that required for either n-channel or p-channel devices in the TFT level.Type: ApplicationFiled: June 5, 2013Publication date: December 11, 2014Inventors: Tze-Chiang Chen, Bahman Hekmatshoar-Tabari, Ghavam G. Shahidi, Davood Shahrjerdi
-
Publication number: 20140361305Abstract: There is provided a method of manufacturing a thin-film device, the method including forming a first substrate on a supporting base by a coating method, the first substrate being formed by using a resin material; forming a second substrate on the first substrate by using any one of a thermosetting resin and energy ray-curable resin; forming an active element on the second substrate; and removing the supporting base from the first substrate. The resin material used to form the first substrate has a glass transition temperature of at least 180° C.Type: ApplicationFiled: August 21, 2014Publication date: December 11, 2014Inventors: Toshio Fukuda, Yui Ishii
-
Patent number: 8907338Abstract: There is provided a semiconductor device including a first conductive layer, an insulating layer, a second conductive layer, a channel layer, a passivation layer and a third conductive layer. The insulating layer covers the first conductive layer. The second conductive layer is formed on the insulating layer and has an inner opening. The channel layer is formed on the inner opening of the second conductive layer to fully cover the inner opening. The passivation layer is formed upon the channel layer to cover the channel layer and has a contact hole inside the inner opening of the second conductive layer. The third conductive layer is formed in the contact hole.Type: GrantFiled: June 3, 2013Date of Patent: December 9, 2014Assignee: Hannstar Display Corp.Inventors: Chia-Hua Yu, Ming-Chieh Chang, Jung-Fang Chang
-
Patent number: 8907325Abstract: A thin film transistor disposed on a substrate is provided. The thin film transistor includes a gate, a semi-conductive layer, a gate insulator, a source and a drain. The gate insulator is located between the gate and the semi-conductive layer. A light shows a specific color after passing through the gate insulator. The source and the drain are disposed on the semi-conductive layer. A pixel structure and a liquid crystal display panel having the pixel structure are also provided. The liquid crystal display panel can display colorful images without disposing a color filter array additionally so that the manufacturing process of the liquid crystal panel is simple and the manufacturing cost of the liquid crystal panel is low.Type: GrantFiled: October 26, 2007Date of Patent: December 9, 2014Assignee: Au Optronics CorporationInventors: Chiao-Shun Chuang, Fang-Chung Chen, Han-Ping David Shieh
-
Publication number: 20140353667Abstract: A field-effect semiconductor device having a semiconductor body with a main surface is provided. The semiconductor body includes, in a vertical cross-section substantially orthogonal to the main surface, a drift layer of a first conductivity type, a semiconductor mesa of the first conductivity type adjoining the drift layer, substantially extending to the main surface and having two side walls, and two second semiconductor regions of a second conductivity type arranged next to the semiconductor mesa. Each of the two second semiconductor regions forms a pn-junction at least with the drift layer. A rectifying junction is formed at least at one of the two side walls of the mesa. Further, a method for producing a heterojunction semiconductor device is provided.Type: ApplicationFiled: May 31, 2013Publication date: December 4, 2014Inventors: Jens Konrath, Hans-Joachim Schulze, Roland Rupp, Wolfgang Werner, Frank Pfirsch
-
Publication number: 20140353605Abstract: A thin film transistor includes a substrate, a semiconductor layer on the substrate, a first insulating layer covering the substrate and the semiconductor layer, a first gate electrode on the first insulating layer and overlapping the semiconductor layer, a second insulating layer covering the first gate electrode and the first insulating layer, a second gate electrode on the second insulating layer and overlapping the semiconductor layer and the first gate electrode, a third insulating layer covering the second gate electrode, a first contact hole defined in the first insulating layer, the second insulating layer and the third insulating layer, and through which a portion of the semiconductor layer is exposed, and a source electrode and a drain electrode connected to the semiconductor layer through the first contact hole.Type: ApplicationFiled: October 16, 2013Publication date: December 4, 2014Applicant: Samsung Display Co., Ltd.Inventors: Jung-Bae KIM, Bo-Yong CHUNG, Hai-Jung IN, Dong-Gyu KIM
-
Publication number: 20140353659Abstract: A method of manufacturing a flat panel display device includes forming a first gate electrode and a second gate electrode on a substrate. The method includes forming a gate insulating layer on the substrate covering the gate electrodes. The method includes forming a first active layer and a second active layer on the gate insulating layer. The method includes forming an active insulation layer on the gate insulating layer to cover the first active layer. The active insulation layer includes a first hole and a second hole exposing portions of the first active layer. The method includes forming a first source electrode and a first drain electrode on the active insulation layer respectively filling the first hole and the second hole. The method includes forming a second source electrode and a second drain electrode to contact portions of the second active layer.Type: ApplicationFiled: October 22, 2013Publication date: December 4, 2014Applicant: SAMSUNG DISPLAY CO., LTD.Inventor: SANG IL PARK
-
Patent number: 8901555Abstract: A light sensing device is disclosed. The light sensing device includes a first light sensor and a second light sensor. The first light sensor formed on a substrate includes a first metal oxide semiconductor layer for absorbing a first light having a first waveband. The second light sensor formed on the substrate includes a second metal oxide semiconductor layer and an organic light-sensitive layer on the second metal oxide semiconductor layer for absorbing a second light having a second waveband.Type: GrantFiled: July 17, 2012Date of Patent: December 2, 2014Assignee: E Ink Holdings Inc.Inventors: Chia-Chun Yeh, Henry Wang, Wei-Chou Lan, Ted-Hong Shinn
-
Patent number: 8901558Abstract: Provided is a transistor including an oxide semiconductor in a channel formation region in which the threshold voltage is controlled, which is a so-called normally-off switching element. The switching element includes a first insulating film, an oxide semiconductor layer over the first insulating film and includes a channel formation region, a second insulating film covering the oxide semiconductor layer, a source electrode layer and a drain electrode layer electrically connected to the oxide semiconductor layer. The semiconductor device further includes a first gate electrode layer overlapping the channel formation region with the first insulating film therebetween, a second gate electrode layer overlapping the channel formation region with the second insulating film therebetween, and a third gate electrode layer overlapping a side surface of the oxide semiconductor layer in a channel width direction with the second insulating film therebetween.Type: GrantFiled: November 7, 2013Date of Patent: December 2, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8901562Abstract: There are provided a transistor and a radiation imaging device in which a shift in a threshold voltage due to radiation exposure may be suppressed. The transistor includes a first gate electrode, a first gate insulator, a semiconductor layer, a second gate insulator, and a second gate electrode in this order on a substrate. Each of the first and second gate insulators includes one or a plurality of silicon compound films having oxygen, and a total sum of thicknesses of the silicon compound films is 65 nm or less.Type: GrantFiled: December 22, 2011Date of Patent: December 2, 2014Assignee: Sony CorporationInventors: Yasuhiro Yamada, Tsutomu Tanaka, Makoto Takatoku
-
Publication number: 20140346515Abstract: Detection accuracy of a semiconductor device for detecting various kinds of substances including biological matter such as DNA is to be increased. This semiconductor device includes: a channel region CH placed on a first surface of a silicon oxide film 110; source/drain regions placed on both sides of the channel region CH; a gate electrode G placed on the first surface at a distance from the channel region CH, the gate electrode G being located to face a side surface xz1 of the channel region CH; an insulating film Z located between the channel region CH and the gate electrode G; and a pore P extending parallel to the side surface xz1 of the channel region CH, the pore P being perpendicular to the first surface. A test object such as DNA 200 is introduced into the pore P, and field changes caused by the test object in an inversion layer 10 formed in the side surface xz1 of the channel region CH is detected as changes in the current flowing between the source/drain regions.Type: ApplicationFiled: November 19, 2012Publication date: November 27, 2014Inventors: Itaru Yanagi, Masahiko Ando, Toshiyuki Mine, Taro Osabe, Tomoyuki Ishii
-
Patent number: 8895988Abstract: An electrostatic discharge device and an organic electro-luminescence display device having the same are provided. The organic electro-luminescence display device includes an electrostatic discharge device including a metal pattern having an island shape on a substrate, an insulating layer on the metal pattern, a semiconductor pattern on the insulating layer, the semiconductor pattern corresponding to the metal pattern, a first electrode overlapping one end of the semiconductor pattern, and a second electrode overlapping the other end of the semiconductor pattern, and spaced from the first electrode, thereby preventing a current leakage, a signal distortion and a signal cross-talk to improve the reliability.Type: GrantFiled: January 24, 2014Date of Patent: November 25, 2014Assignee: LG Display Co., Ltd.Inventor: Hee Dong Choi
-
Patent number: 8896065Abstract: A bottom-contacted top gate (TG) thin film transistor (TFT) with independent field control for off-current suppression is provided, along with an associated fabrication method. The method provides a substrate, and forms source and drain regions overlying the substrate, each having a channel interface top surface. A channel is interposed between the source and drain, with source and drain contact regions immediately overlying the source/drain (S/D) interface top surfaces, respectively. A first dielectric layer is formed overlying the source, drain, and channel. A first gate is formed overlying the first dielectric, having a drain sidewall located between the contact regions. A second dielectric layer is formed overlying the first gate and first dielectric. A second gate overlies the second dielectric, located over the drain contact region.Type: GrantFiled: April 14, 2008Date of Patent: November 25, 2014Assignee: Sharp Laboratories of America, Inc.Inventors: Hidayat Kisdarjono, Apostolos T. Voutsas
-
Patent number: 8896123Abstract: Provided is a nonvolatile memory device having a three dimensional structure. The nonvolatile memory device may include cell arrays having a plurality of conductive patterns having a line shape three dimensionally arranged on a semiconductor substrate, the cell arrays being separated from one another; semiconductor patterns extending from the semiconductor substrate to cross sidewalls of the conductive patterns; common source regions provided in the semiconductor substrate under a lower portion of the semiconductor patterns in a direction in which the conductive patterns extend; a first impurity region provided in the semiconductor substrate so that the first impurity region extends in a direction crossing the conductive patterns to electrically connect the common source regions; and a first contact hole exposing a portion of the first impurity region between the separated cell arrays.Type: GrantFiled: May 23, 2012Date of Patent: November 25, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jaehun Jeong, Hansoo Kim, Jaehoon Jang, Hoosung Cho, Kyoung-Hoon Kim
-
Patent number: 8895335Abstract: A method for impurity-induced disordering in III-nitride materials comprises growing a III-nitride heterostructure at a growth temperature and doping the heterostructure layers with a dopant during or after the growth of the heterostructure and post-growth annealing of the heterostructure. The post-growth annealing temperature can be sufficiently high to induce disorder of the heterostructure layer interfaces.Type: GrantFiled: July 26, 2012Date of Patent: November 25, 2014Assignee: Sandia CorporationInventors: Jonathan J. Wierer, Jr., Andrew A. Allerman
-
Patent number: 8890255Abstract: Techniques are discloses to apply an external stress onto the source/drain semiconductor fin sidewall areas and latch the same onto the semiconductor fin before releasing the sidewalls for subsequent salicidation and contact formation. In particular, selected portions of a semiconductor are subjected to an amorphizing ion implantation which disorients the crystal structure of the selected portions of the semiconductor fins, relative to portions of the semiconductor fin that is beneath a gate stack and encapsulated with various liners. At least one stress liner is formed and then stress memorization occurs by performing a stress latching annealing. During this anneal, recrystallization of the disoriented crystal structure occurs. The at least one stress liner is removed and thereafter merging of the semiconductor fins in the source/drain regions is performed.Type: GrantFiled: March 8, 2013Date of Patent: November 18, 2014Assignee: International Business Machines CorporationInventors: Sivananda K. Kanakasabapathy, Sanjay Mehta, Hemanth Jagannathan
-
Patent number: 8890163Abstract: A device formed from a method of fabricating a fine metal silicide layer having a uniform thickness regardless of substrate doping. A planar vacancy is created by the separation of an amorphousized surface layer of a silicon substrate from an insulating layer, a metal source enters the vacancy through a contact hole through the insulating later connecting with the vacancy, and a heat treatment converts the metal in the vacancy into metal silicide. The separation is induced by converting the amorphous silicon into crystalline silicon.Type: GrantFiled: September 12, 2012Date of Patent: November 18, 2014Assignee: Samsung Electronics Co., LtdInventor: Jong-Ki Jung
-
Patent number: 8889569Abstract: The disclosed systems and method for non-periodic pulse sequential lateral solidification relate to processing a thin film. The method for processing a thin film, while advancing a thin film in a selected direction, includes irradiating a first region of the thin film with a first laser pulse and a second laser pulse and irradiating a second region of the thin film with a third laser pulse and a fourth laser pulse, wherein the time interval between the first laser pulse and the second laser pulse is less than half the time interval between the first laser pulse and the third laser pulse. In some embodiments, each pulse provides a shaped beam and has a fluence that is sufficient to melt the thin film throughout its thickness to form molten zones that laterally crystallize upon cooling. In some embodiments, the first and second regions are adjacent to each other. In some embodiments, the first and second regions are spaced a distance apart.Type: GrantFiled: May 13, 2013Date of Patent: November 18, 2014Assignee: The Trustees of Columbia University in the City of New YorkInventors: James S. Im, Ui-Jin Chung, Alexander B. Limanov, Paul C. Van Der Wilt
-
Publication number: 20140332815Abstract: A semiconductor device comprises a first substrate portion and a second substrate portion disposed a distance away from the first substrate portion. The first substrate portion includes a first active semiconductor layer defining at least one semiconductor fin and a first polycrystalline layer formed directly on the fin. The first polycrystalline layer is patterned to define at least one semiconductor gate. The second substrate portion includes a doped region interposed between a second active semiconductor region and an oxide layer. The oxide layer protects the second active semiconductor region and the doped region. The doped region includes a first doped area and a second doped area separated by the first doped region to define a depletion region.Type: ApplicationFiled: May 7, 2013Publication date: November 13, 2014Applicant: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Tenko Yamashita
-
Publication number: 20140332816Abstract: A semiconductor device includes a first insulating film formed on a memory cell region of the semiconductor substrate, a first polysilicon layer formed on the first insulating film, and memory cell transistors formed on the first polysilicon layer, each including a charge storage layer, an inter-electrode insulating film and a control gate electrode. The semiconductor device further includes a laminated structure formed on a peripheral circuit region of the semiconductor substrate that includes a second insulating film, a second polysilicon layer, a third insulating film, a third polysilicon layer, a fourth insulating film formed from the same material as a material of the inter-electrode insulating film, and a first electrode formed from the same material as a material of the control gate electrode. The third polysilicon layer, the fourth insulating film, and the first electrode are arranged in the peripheral circuit region to form a capacitance element.Type: ApplicationFiled: February 7, 2014Publication date: November 13, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Wataru SAKAMOTO
-
Publication number: 20140332817Abstract: The present invention provides a thin film transistor including a first drain electrode, a second drain electrode, a first source electrode, and a second source electrode, wherein the first drain electrode and the first source electrode jointly define a first U-shaped channel facing toward a first direction. Wherein the second drain electrode and the second source electrode jointly define a second U-shaped channel facing a second direction which is different to the first direction, wherein the bottom width of the second U-shaped channel is larger then the bottom width of the first U-shaped channel. The present invention further provides an array substrate of the thin film transistor, and a method for making the array substrate. By way of the forgoing, short-circuit between the source electrode and the drain electrode resulted from the cleaning agent residue located in the bottom of the U-shaped channel of the thin film transistor can be avoided.Type: ApplicationFiled: June 28, 2013Publication date: November 13, 2014Applicant: Shenzhen China Star Optoelectronics Technology Co., Ltd.Inventor: Jingfeng Xue
-
Patent number: 8884295Abstract: A thin film transistor (TFT) having an active layer pattern, the active layer pattern including a first active layer pattern extending in a first direction; a second active layer pattern extending in the first direction and parallel to the first active layer pattern; and a third active layer pattern connecting a first end of the first active layer pattern to a first end of the second active layer pattern.Type: GrantFiled: May 2, 2012Date of Patent: November 11, 2014Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Kwon Choo, Hyun-Been Hwang, Kwon-Hyung Lee, Cheol-Ho Park
-
Patent number: 8884296Abstract: A thin-film transistor device manufacturing method for forming a crystalline silicon film of stable crystallinity using a visible wavelength laser includes: a process of forming a plurality of gate electrodes above a substrate; a process of forming a silicon nitride layer on the plurality of gate electrodes; a process of forming a silicon oxide layer on the silicon nitride layer; a process of forming an amorphous silicon layer on the silicon oxide layer; a process of crystallizing the amorphous silicon layer using predetermined laser light to produce a crystalline silicon layer; and a process of forming a source electrode and a drain electrode on the crystalline silicon layer in a region that corresponds to each of the plurality of gate electrodes. A film thickness of the silicon oxide layer, a film thickness of the silicon nitride layer, and a film thickness of the amorphous silicon layer satisfy predetermined conditional expressions.Type: GrantFiled: December 28, 2011Date of Patent: November 11, 2014Assignee: Panasonic CorporationInventor: Yuta Sugawara
-
Patent number: 8884298Abstract: A semiconductor device can include an active region having a fin portion providing a channel region between opposing source and drain regions. A gate electrode can cross over the channel region between the opposing source and drain regions and first and second strain inducing structures can be on opposing sides of the gate electrode and can be configured to induce strain on the channel region, where each of the first and second strain inducing structures including a respective facing side having a pair of {111} crystallographically oriented facets.Type: GrantFiled: March 14, 2013Date of Patent: November 11, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Shigenobu Maeda, Hidenobu Fukutome, Young-Gun Ko, Joo-Hyun Jeong
-
Patent number: 8884297Abstract: A manufacturing method of a microcrystalline silicon film includes the steps of forming a first microcrystalline silicon film over an insulating film by a plasma CVD method under a first condition; and forming a second microcrystalline silicon film over the first microcrystalline silicon film under a second condition. As a source gas supplied to a treatment chamber, a deposition gas containing silicon and a gas containing hydrogen are used. In the first condition, a flow rate of hydrogen is set at a flow rate 50 to 1000 times inclusive that of the deposition gas, and the pressure inside the treatment chamber is set 67 to 1333 Pa inclusive. In the second condition, a flow rate of hydrogen is set at a flow rate 100 to 2000 times inclusive that of the deposition gas, and the pressure inside the treatment chamber is set 1333 to 13332 Pa inclusive.Type: GrantFiled: May 6, 2011Date of Patent: November 11, 2014Assignees: Semiconductor Energy Laboratory Co., Ltd., Sharp Kabushiki KaishaInventors: Sachiaki Tezuka, Yasuhiro Jinbo, Toshinari Sasaki, Hidekazu Miyairi, Yosuke Kanzaki, Masao Moriguchi