Field Effect Device In Non-single Crystal, Or Recrystallized, Semiconductor Material Patents (Class 257/66)
In array having structure for use as imager or display, or with transparent electrode (Class 257/72)
-
Publication number: 20140319469Abstract: A thin film transistor includes a gate electrode extending from a scan line of a display and having an edge, and a connection line connecting the edge of the gate electrode to the scan line.Type: ApplicationFiled: August 20, 2013Publication date: October 30, 2014Applicant: Samsung Display Co., Ltd.Inventors: Sun-Youl Lee, Chi-Wook An
-
Patent number: 8872175Abstract: It is an object to provide a highly reliable semiconductor device including a thin film transistor with stable electric characteristics. In a semiconductor device including an inverted staggered thin film transistor whose semiconductor layer is an oxide semiconductor layer, a buffer layer is provided over the oxide semiconductor layer. The buffer layer is in contact with a channel formation region of the semiconductor layer and source and drain electrode layers. A film of the buffer layer has resistance distribution. A region provided over the channel formation region of the semiconductor layer has lower electrical conductivity than the channel formation region of the semiconductor layer, and a region in contact with the source and drain electrode layers has higher electrical conductivity than the channel formation region of the semiconductor layer.Type: GrantFiled: July 18, 2013Date of Patent: October 28, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Junichiro Sakata, Takuya Hirohashi, Hideyuki Kishida
-
Publication number: 20140312349Abstract: An embodiment of the present invention provides a thin film transistor and a manufacturing method thereof and an array substrate comprising the thin film transistor.Type: ApplicationFiled: July 17, 2012Publication date: October 23, 2014Applicant: BOE TECHNOLOGY GROUP CO., LTD.Inventor: Chunsheng Jiang
-
Publication number: 20140312350Abstract: Devices and methods of creating an image of a biological object are disclosed. In one embodiment of the invention there is a plane wave ultrasonic pulse generator, an ultrasonic wave manipulation device, an ultrasonic detector and an image generator. In a method according to the invention, a biological object is imaged by emitting an unfocussed ultrasonic energy wave front, reflecting at least a portion of the ultrasonic energy wave front from the object, altering a direction of the ultrasonic energy, detecting that energy, and using the detected energy to create an image of the object.Type: ApplicationFiled: June 30, 2014Publication date: October 23, 2014Inventors: John Keith Schneider, Jack Conway Kitchens, II
-
Patent number: 8865861Abstract: A Pechmann dye based polymer of formula 1, below, is provided.Type: GrantFiled: December 27, 2012Date of Patent: October 21, 2014Assignee: Xerox CorporationInventors: Anthony J. Wigglesworth, Yiliang Wu, Ping Liu
-
Publication number: 20140306225Abstract: Thin film transistors having a high current drive capability and a suitable threshold voltage are provided. The thin film transistor includes a gate electrode, an insulating layer formed on the gate electrode, a semiconductor layer formed on the insulating layer, and source/drain electrodes formed on the semiconductor layer. The semiconductor layer includes a plurality of regions separated from each other in a longitudinal direction of the source/drain electrodes.Type: ApplicationFiled: May 20, 2011Publication date: October 16, 2014Applicant: Sharp Kabushiki KaishaInventors: Tetsuo Kikuchi, Yoshiharu Kataoka, Shinya Tanaka, Junya Shimada, Chikao Yamasaki
-
Patent number: 8859381Abstract: A field-effect transistor (FET) and methods for fabricating such. The FET includes a substrate having a crystalline orientation, a source region in the substrate, and a drain region in the substrate. Gate spacers are positioned over the source region and the drain region. The gate spacers include a gate spacer height. A source contact physically and electrically contacts the source region and extends beyond the gate spacer height. A drain contact physically and electrically contacts the drain region and extends beyond the gate spacer height. The source and drain contacts have the same crystalline orientation as the substrate.Type: GrantFiled: June 29, 2013Date of Patent: October 14, 2014Assignee: International Business Machines CorporationInventors: Kevin K. Chan, Wilfried E. Haensch, Effendi Leobandung, Min Yang
-
Patent number: 8860032Abstract: A thin film transistor substrate that includes a substrate, first and second gate electrodes that are formed on the substrate, a gate insulating layer that is formed on the first and second gate electrodes, a first semiconductor and a second semiconductor that are formed on the gate insulating layer, and that overlap the first gate electrode and the second gate electrode, respectively, a first source electrode and a first drain electrode that are formed on the first semiconductor, and positioned opposed to and spaced from each other, a source electrode connected to the first drain electrode and a second drain electrode positioned opposed to and spaced from the second source electrode, wherein the second source and second drain electrodes are formed on the second semiconductor, and a pixel electrode that is electrically connected to the second drain electrode, a method of manufacturing the same, and a display apparatus having the same.Type: GrantFiled: May 14, 2009Date of Patent: October 14, 2014Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Kwon Choo, Joon-Hoo Choi, Kyu-Sik Cho, Seung-Kyu Park, Yong-Hwan Park, Sang-Ho Moon
-
Patent number: 8860037Abstract: A thin-film transistor device includes a gate electrode formed above a substrate, a gate insulating film formed on the gate electrode, a crystalline silicon thin film that is formed above the gate insulating film and has a channel region, an amorphous silicon thin film formed on the crystalline silicon thin film, and a source electrode and a drain electrode that are formed above the channel region, and the crystalline silicon thin film has a half-width of a Raman band corresponding to a phonon mode specific to the crystalline silicon thin film of 5.0 or more and less than 6.0 cm?1, and an average crystal grain size of about 50 nm or more and 300 nm or less.Type: GrantFiled: April 2, 2014Date of Patent: October 14, 2014Assignee: Panasonic CorporationInventors: Takahiro Kawashima, Tomohiko Oda, Hikaru Nishitani
-
Publication number: 20140299883Abstract: A self-aligned top-gate thin film transistor (TFT) and a method of forming such a thin film transistor, by forming a semiconductor thin film layer; printing a doped glass pattern thereon, a gap in the doped glass pattern defining a channel region of the TFT; forming a gate electrode on or over the channel region, the gate electrode comprising a gate dielectric film and a gate conductor thereon; and diffusing a dopant from the doped glass pattern into the semiconductor thin film layer.Type: ApplicationFiled: June 20, 2014Publication date: October 9, 2014Inventors: Joerg ROCKENBERGER, James Montague Cleeves, Arvind Kamath
-
Publication number: 20140299882Abstract: At least one dielectric pad layer is formed on a semiconductor-on-insulator (SOI) substrate. A deep trench is formed in the SOI substrate, and a combination of an outer electrode, a node dielectric, and an inner electrode are formed such that the top surface of the inner electrode is recessed below the top surface of a buried insulator layer of the SOI substrate. Selective epitaxy is performed to fill a cavity overlying the inner electrode with an epitaxial semiconductor material portion. A top semiconductor material layer and the epitaxial semiconductor material portion are patterned to form a fin structure including a portion of the top semiconductor material layer and a portion of the epitaxial semiconductor material portion. The epitaxial semiconductor material portion functions as a conductive strap structure between the inner electrode and a semiconductor device to be formed on the fin structure.Type: ApplicationFiled: April 5, 2013Publication date: October 9, 2014Applicant: International Business Machines CorporationInventors: Kevin K. Chan, Babar A. Khan, Dae-Gyu Park, Xinhui Wang
-
Publication number: 20140299860Abstract: A method of manufacturing a thin film transistor (TFT) comprises forming a buffer layer, an amorphous silicon layer, and an insulating layer on a substrate; crystallizing the amorphous silicon layer as a polycrystalline silicon layer; forming a semiconductor layer and a gate insulating layer which have a predetermined shape by simultaneously patterning the polycrystalline silicon layer and the insulating layer; forming a gate electrode including a first portion and a second portion by forming and patterning a metal layer on the gate insulating layer. The first portion is formed on the gate insulating layer and overlaps a channel region of a semiconductor layer, and the second portion contacts the semiconductor layer. A source region and a drain region are formed on the semiconductor layer by doping a region of the semiconductor layer. The region excludes the channel region overlapping the gate electrode and constitutes a region which does not overlap the gate electrode.Type: ApplicationFiled: June 18, 2014Publication date: October 9, 2014Inventors: Byoung-Keon Park, Jong-Ryuk Park, Dong-Hyun Lee, Jin-Wook Seo, Ki-Yong Lee
-
Patent number: 8853700Abstract: Cross-coupling between a gate conductor and an active region of a semiconductor substrate is provided by forming a gate dielectric layer on the semiconductor substrate and lithographically patterning the gate dielectric layer to form opening therein over a portion of the active region at which electrical contact with the gate conductor is desired. After implanting electrical dopants, a gate conductor layer is deposited and patterned. A remaining portion of the gate conductor layer includes an integral conductor structure, which includes a first portion overlying a gate dielectric over an active region and a second portion contacting the semiconductor material of the same active region or a different active region. The gate dielectric layer can be deposited within gate cavities in planarization dielectric material layer in a replacement gate scheme, or can be deposited on planar surfaces of active regions and/or shallow trench isolation structures in a gate first processing scheme.Type: GrantFiled: August 10, 2011Date of Patent: October 7, 2014Assignee: International Business Machines CorporationInventors: Viraj Y. Sardesai, Robert C. Wong
-
Patent number: 8853690Abstract: An object is to provide a transistor including an oxide layer which includes Zn and does not include a rare metal such as In or Ga. Another object is to reduce an off current and stabilize electric characteristics in the transistor including an oxide layer which includes Zn. A transistor including an oxide layer including Zn is formed by stacking an oxide semiconductor layer including insulating oxide over an oxide layer so that the oxide layer is in contact with a source electrode layer or a drain electrode layer with the oxide semiconductor layer including insulating oxide interposed therebetween, whereby variation in the threshold voltage of the transistor can be reduced and electric characteristics can be stabilized.Type: GrantFiled: January 17, 2013Date of Patent: October 7, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hiromichi Godo, Hideyuki Kishida
-
Patent number: 8853701Abstract: In order to efficiently manufacture a semiconductor device having a plurality of TFTs formed thereon, which can be applied to a variety of uses, a semiconductor device (100) is disclosed that is provided with a first P-type TFT (10a), a second P-type TFT (10b), a first N-type TFT (10c), and a second N-type TFT (10d), each having a channel region that is formed of polycrystalline silicon. When d1, d2, d3, and d4 respectively represent the concentrations of p-type impurities in the respective channel regions of the TFTs (10a to 10d), at least three values out of d1, d2, d3, and d4 are mutually different, and d1, d2, d3, and d4 satisfy relations of d1<d2 and d3<d4.Type: GrantFiled: March 17, 2011Date of Patent: October 7, 2014Assignee: Sharp Kabushiki KaishaInventor: Kazushige Hotta
-
Patent number: 8853699Abstract: Disclosed are a thin film transistor and a method of forming the thin film transistor, wherein the thin film transistor includes a gate electrode, an oxide semiconductor pattern, a first gate insulating layer pattern interposed between the gate electrode and the oxide semiconductor pattern, wherein the first gate insulating layer pattern has an island shape or has two portions of different thicknesses from each other, a source electrode and a drain electrode electrically connected to the oxide semiconductor pattern, wherein the source electrode and the drain electrode are separated from each other, and a first insulating layer pattern placed between the source electrode and drain electrode and the oxide semiconductor pattern, wherein the first insulating layer pattern partially contacts the source electrode and drain electrode and the first gate insulating layer pattern, and wherein the first insulating layer is enclosed by an outer portion.Type: GrantFiled: October 12, 2010Date of Patent: October 7, 2014Assignee: Samsung Display Co., Ltd.Inventors: Seung-Ha Choi, Kyoung-Jae Chung, Young-Wook Lee
-
Publication number: 20140291672Abstract: The stability of steps of processing a wiring formed using copper or the like is increased. The concentration of impurities in a semiconductor film is reduced. Electrical characteristics of a semiconductor device are improved. A semiconductor device includes a semiconductor film, a pair of first protective films in contact with the semiconductor film, a pair of conductive films containing copper or the like in contact with the pair of first protective films, a pair of second protective films in contact with the pair of conductive films on the side opposite the pair of first protective films, a gate insulating film in contact with the semiconductor film, and a gate electrode overlapping with the semiconductor film with the gate insulating film therebetween. In a cross section, side surfaces of the pair of second protective films are located on the outer side of side surfaces of the pair of conductive films.Type: ApplicationFiled: March 20, 2014Publication date: October 2, 2014Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei YAMAZAKI, Masami JINTYOU, Yasutaka NAKAZAWA, Yukinori SHIMA
-
Publication number: 20140284606Abstract: A method for fabricating a pixel structure includes the following steps. A patterned semiconductor layer, an insulation layer, and a patterned metal layer are formed on a substrate sequentially. A first inter-layer dielectric (ILD) layer is formed to cover the patterned metal layer. A low temperature annealing process is performed after forming the first ILD layer. A hydrogen plasma treatment process is performed after the low temperature annealing process. A second ILD layer is formed to cover the first ILD layer after the hydrogen plasma treatment process. A third ILD layer is formed to cover the second ILD layer. A source electrode and a drain electrode are formed on the third ILD layer. A passivation layer is formed on the source electrode and the drain electrode. A pixel electrode is formed on the passivation layer. A pixel structure manufactured by the above-mentioned method is also provided.Type: ApplicationFiled: May 29, 2013Publication date: September 25, 2014Inventors: Ssu-Hui Lu, Ming-Hsien Lee
-
Publication number: 20140284558Abstract: A thin film transistor (TFT) includes a semiconductor on a substrate; an ohmic contact overlapping at least a portion of the semiconductor; a source electrode and a drain electrode on the ohmic contact; a gate insulating layer covering the semiconductor; and a gate electrode overlapping the semiconductor and between the source electrode and the drain electrode on the gate insulating layer, wherein the gate electrode is laterally separated from the drain electrode by a first distance and is laterally separated from the source electrode by a second distance.Type: ApplicationFiled: July 1, 2013Publication date: September 25, 2014Applicant: Samsung Display Co., Ltd.Inventors: Tae-Hoon Yang, Bo-Kyung Choi, Jae-Wan Jung, Ki-Yong Lee
-
Publication number: 20140284607Abstract: In this embodiment, a mask material is formed above a film to be processed, and a plurality of sacrifice films are formed above the mask material, each of the sacrifice films having a columnar shape. Then, a sidewall film is formed on a sidewall of the sacrifice films, and then the sacrifice films are removed. Thereafter, the sidewall films are caused to flow. In addition, a plurality of holes are formed in the mask material using the sidewall film as a mask. Then, isotropic etching is performed for the mask material to etch back the sidewall of the mask material with respect to a sidewall of the sidewall film by a first distance. Thereafter, a deposition layer is deposited inside the plurality of holes to close an opening of the plurality of holes with the deposition layer. Anisotropic etching is conducted to remove the deposition layer in the opening.Type: ApplicationFiled: December 27, 2013Publication date: September 25, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Yoshiaki FUKUZUMI, Hideaki Aochi
-
Patent number: 8841674Abstract: According to embodiments of the invention, a field transistor structure is provided. The field transistor structure includes a semiconductor substrate, a metal gate, a polycrystalline silicon (polysilicon) layer, and first and second metal portions. The polysilicon layer has first, second, third, and fourth sides and is disposed between the semiconductor substrate on the first side and the metal gate on the second side. The polysilicon layer is also disposed between the first and second metal portions on the third and fourth sides. According to some embodiments of the present invention, the field transistor structure may also include a thin metal layer disposed between the polysilicon layer and the semiconductor substrate. The thin metal layer may be electronically coupled to each of the first and second metal portions.Type: GrantFiled: June 30, 2011Date of Patent: September 23, 2014Assignee: Broadcom CorporatonInventors: Chao-Yang Lu, Guang-Jye Shiau, Akira Ito
-
Publication number: 20140264352Abstract: A semiconductor device includes a first semiconductor layer, a second semiconductor layer and a third semiconductor layer. The second semiconductor layer is formed over the first semiconductor layer and includes a recess in a vertical direction towards the first semiconductor layer. The third semiconductor layer is formed in the recess of the second semiconductor layer and includes a seam or void in the recess.Type: ApplicationFiled: June 26, 2013Publication date: September 18, 2014Inventor: Guanru LEE
-
Publication number: 20140264354Abstract: The present invention generally relates to a thin film semiconductor device having a buffer layer formed between the semiconductor layer and one or more layers. In one embodiment, a thin film semiconductor device includes a semiconductor layer having a first work function and a first electron affinity level, a buffer layer having a second work function greater than the first work function and a second electron affinity level that is less than the first electron affinity level; and a gate dielectric layer having a third work function less than the second work function and a third electron affinity level that is greater than the second electron affinity level.Type: ApplicationFiled: March 10, 2014Publication date: September 18, 2014Applicant: APPLIED MATERIALS, INC.Inventors: Kurtis LESCHKIES, Steven VERHAVERBEKE, Robert VISSER, John M. WHITE, Yan YE, Dong-Kil YIM
-
Publication number: 20140264353Abstract: A method for manufacturing a memory device includes forming a plurality of active layers alternating with insulating layers on a substrate where the active layers include an active material, etching the active layers and insulating layers to define a plurality of stacks of active strips, and after the etching, causing crystal growth in the active strips. The substrate can have a single crystalline surface with a crystal structure orientation, and the crystal growth in the active material can form crystallized material having the crystal structure orientation of the substrate at least near side surfaces of the active strips. Causing crystal growth includes depositing a seeding layer over the plurality of stacks and the substrate, where the seeding layer is in contact with the side surfaces of the active strips, and in contact with the substrate. The method can include, after causing crystal growth, removing the seeding layer.Type: ApplicationFiled: July 3, 2013Publication date: September 18, 2014Inventor: Erh-Kun Lai
-
Patent number: 8835909Abstract: Thin-film transistors are made using an organosilicate glass (OSG) as an insulator material. The organosilicate glasses may be SiO2-silicone hybrid materials deposited by plasma-enhanced chemical vapor deposition from siloxanes and oxygen. These hybrid materials may be employed as the gate dielectric, as a subbing layer, and/or as a back channel passivating layer. The transistors may be made in any conventional TFT geometry.Type: GrantFiled: July 30, 2009Date of Patent: September 16, 2014Assignee: The Trustees of Princeton UniversityInventors: Lin Han, Prashant Mandlik, Sigurd Wagner
-
Patent number: 8835235Abstract: A method for fabricating a thin-film semiconductor device according to the present disclosure includes: preparing a glass substrate; forming, above the glass substrate, an undercoat layer including a nitride film; forming a barrier layer above the undercoat layer; forming a molybdenum metal layer above the barrier layer; forming a gate electrode from the molybdenum metal layer; forming a gate insulating film above the gate electrode; forming a non-crystalline silicon layer as a non-crystalline semiconductor layer above the gate insulating film; forming a polycrystalline semiconductor layer including a polysilicon layer by annealing the non-crystalline silicon layer using a continuous-wave (CW) laser, the non-crystalline silicon layer being crystallized by the annealing; and forming a source electrode and a drain electrode above the polysilicon layer. Part of the barrier layer changes into a layer including oxygen atoms as a major component by the annealing when forming the polysilicon layer.Type: GrantFiled: February 21, 2013Date of Patent: September 16, 2014Assignee: Panasonic CorporationInventor: Kenichirou Nishida
-
Publication number: 20140252359Abstract: The present disclosure is related to semiconductor technologies and discloses a semiconductor device and its method of making. In the present disclosure, a transistor's source and drain are led out by forming vias or contact holes in an insulator layer covering the transistor and at metal silicide contact regions corresponding to the source and drain, and by filling the vias with metal-semiconductor compound. Because the metal-semiconductor compound has relatively low resistivity, the resistance of the material in the vias can be minimized. Also, because the material used to fill the vias and the material forming the source/drain contact regions are both metal-semiconductor compound, contact resistance between the material filling the vias and the source/drain contact regions can be minimized.Type: ApplicationFiled: December 14, 2012Publication date: September 11, 2014Applicant: FUDAN UNIVERSITYInventors: Dongping Wu, Zhaoyang Pi, Na Zhao, Wei Zhang, Shi-Li Zhang
-
Publication number: 20140252363Abstract: A method to fabricate a three dimensional memory structure includes forming an array stack, creating a layer of sacrificial material above the array stack, etching a hole through the layer of sacrificial material and the array stack, creating a pillar of semiconductor material in the hole to form at least two vertically stacked flash memory cells that use the pillar as a common body, removing at least some of the layer of sacrificial material around the pillar to expose a portion of the pillar, and forming a field effect transistor (FET) using the portion of the pillar as the body of the FET.Type: ApplicationFiled: March 6, 2013Publication date: September 11, 2014Inventors: Haitao Liu, Chandra V. Mouli, Krishna K. Parat, Jie Sun, Guangyu Huang
-
Patent number: 8828853Abstract: In one embodiment, a method of manufacturing a semiconductor device includes forming an amorphous semiconductor film on a substrate. The method further includes annealing the amorphous semiconductor film by irradiating the substrate with a microwave to form a polycrystalline semiconductor film from the amorphous semiconductor film. The method further includes forming a transistor whose channel is the polycrystalline semiconductor film.Type: GrantFiled: March 8, 2012Date of Patent: September 9, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Tomonori Aoyama, Kiyotaka Miyano
-
Patent number: 8829522Abstract: A thin film transistor having favorable electric characteristics with high productively is provided. The thin film transistor includes a gate insulating layer covering a gate electrode, a semiconductor layer in contact with the gate insulating layer, an impurity semiconductor layer which is in contact with part of the semiconductor layer and functions as a source region and a drain region, and a wiring in contact with the impurity semiconductor layer. The semiconductor layer includes a microcrystalline semiconductor region having a concave-convex shape, which is formed on the gate insulating layer side, and an amorphous semiconductor region in contact with the microcrystalline semiconductor region. A barrier region is provided between the semiconductor layer and the wiring.Type: GrantFiled: December 20, 2010Date of Patent: September 9, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidekazu Miyairi, Shinya Sasagawa, Motomu Kurata
-
Publication number: 20140247410Abstract: The present invention discloses a pixel structure and a corresponding liquid crystal display device. The pixel structure has includes two data lines, two scanning lines and a pixel electrode. The pixel electrode has a cross portion that crosses over one of the scanning lines adjacent to the pixel electrode. The pixel structure and the corresponding liquid crystal display device have high aperture ratio and can be manufactured with greater stability, thereby solving the technical problem of the conventional pixel structure and the liquid crystal display device using the same on having low aperture ratio and less manufacturing stability.Type: ApplicationFiled: May 8, 2012Publication date: September 4, 2014Applicant: Shenzhen China Star Optoelectronics Technology Co. Ltd.Inventor: Li Chai
-
Patent number: 8823005Abstract: A thin-film transistor (TFT) and a method of manufacturing the same are disclosed herein. The TFT may include a gate electrode disposed on an insulating substrate, an insulating layer disposed on the insulating substrate and the gate electrode, an active layer pattern disposed on the insulating layer to overlap the gate electrode, a source electrode disposed on the insulating layer and at least part of which overlaps the active layer pattern, and a drain electrode which is separated from the source electrode and at least part of which overlaps the active layer pattern. A first ohmic contact layer pattern may be disposed between the active layer pattern and the source electrode and between the active layer pattern and the drain electrode. The first ohmic contact layer may have higher nitrogen content on its surface than in other portions of the first ohmic contact layer.Type: GrantFiled: June 23, 2011Date of Patent: September 2, 2014Assignee: Samsung Display Co., Ltd.Inventors: O-Sung Seo, Seong-Hun Kim, Yang-Ho Bae, Jean-Ho Song
-
Patent number: 8823006Abstract: One aspect of the present subject matter relates to a method for forming a transistor. According to an embodiment, a fin is formed from a crystalline substrate. A first source/drain region is formed in the substrate beneath the fin. A surrounding gate insulator is formed around the fin. A surrounding gate is formed around the fin and separated from the fin by the surrounding gate insulator. A second source/drain region is formed in a top portion of the fin. Various embodiments etch a hole in a layer over the substrate, form sidewall spacers in the hole, form a fin pattern from the sidewall spacers, and etch into the crystalline substrate to form the fin from the substrate using a mask corresponding to the fin pattern. Other aspects are provided herein.Type: GrantFiled: December 21, 2012Date of Patent: September 2, 2014Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 8822991Abstract: It is an object to reduce characteristic variation among transistors and reduce contact resistance between an oxide semiconductor layer and a source electrode layer and a drain electrode layer, in a transistor where the oxide semiconductor layer is used as a channel layer. In a transistor where an oxide semiconductor is used as a channel layer, at least an amorphous structure is included in a region of an oxide semiconductor layer between a source electrode layer and a drain electrode layer, where a channel is to be formed, and a crystal structure is included in a region of the oxide semiconductor layer which is electrically connected to an external portion such as the source electrode layer and the drain electrode layer.Type: GrantFiled: January 31, 2013Date of Patent: September 2, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Junichiro Sakata
-
Patent number: 8823004Abstract: A means of forming unevenness for preventing specular reflection of a pixel electrode, without increasing the number of process steps, is provided. In a method of manufacturing a reflecting type liquid crystal display device, the formation of unevenness (having a radius of curvature r in a convex portion) in the surface of a pixel electrode is performed by the same photomask as that used for forming a channel etch type TFT, in which the convex portion is formed in order to provide unevenness to the surface of the pixel electrode and give light scattering characteristics.Type: GrantFiled: August 29, 2013Date of Patent: September 2, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Publication number: 20140239303Abstract: Some embodiments include a semiconductor device having a stack structure including a plurality of alternating tiers of dielectric material and poly-silicon formed on a substrate. Such a semiconductor device may further include at least one opening having a high aspect ratio and extending into the stack structure to a level adjacent the substrate, a first poly-silicon channel formed in a lower portion of the opening adjacent the substrate, a second poly-silicon channel formed in an upper portion of the opening, and WSiX material disposed between the first poly-silicon channel and the second poly-silicon channel in the opening. The WSiX material is adjacent to the substrate, and can be used as an etch-landing layer and a conductive contact to contact both the first poly-silicon channel and the second poly-silicon channel in the opening. Other embodiments include methods of making semiconductor devices.Type: ApplicationFiled: February 22, 2013Publication date: August 28, 2014Applicant: Micron Technology, Inc.Inventors: Hongbin Zhu, Gordon Haller, Paul D. Long
-
Patent number: 8816348Abstract: A trench shielded gate MOSFET device with embedded Schottky rectifier, Gate-Drain and Gate-Source clamp diodes on single chip is formed to achieve device shrinkage, lower cost and improved performance. The present semiconductor device achieve low Vf and reverse leakage current for embedded Schottky rectifier, having over-voltage protection and avalanche protection between gate and source and between gate and drain.Type: GrantFiled: July 20, 2011Date of Patent: August 26, 2014Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 8815663Abstract: A method of manufacturing a TFT, including forming a buffer layer, an amorphous silicon layer, an insulating layer, and a first conductive layer on a substrate, forming a polycrystalline silicon layer by crystallizing the amorphous silicon layer, forming a semiconductor layer, a gate insulating layer, and a gate electrode that have a predetermined shape by simultaneously patterning the polycrystalline silicon layer, the insulating layer, and the first conductive layer, wherein the polycrystalline silicon layer is further etched to produce an undercut recessed a distance compared to sidewalls of the insulating layer and the first conductive layer, forming source and drain regions within the semiconductor layer by doping corresponding portions of the semiconductor layer, forming an interlayer insulating layer on the gate electrode, the interlayer insulating layer covering the gate insulating layer and forming source and drain electrodes that are electrically connected to source and drain regions respectively.Type: GrantFiled: December 7, 2011Date of Patent: August 26, 2014Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Keon Park, Jong-Ryuk Park, Tak-Young Lee, Jin-Wook Seo, Ki-Yong Lee
-
Publication number: 20140231809Abstract: A Field Effect Transistor device includes a buried oxide layer, a silicon layer above the buried oxide layer, an isotropically recessed source region, and a gate stack comprising a gate dielectric, a conductive material, and a spacer.Type: ApplicationFiled: August 2, 2012Publication date: August 21, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Nicholas C. Fuller, Steve Koester, Isaac Lauer, Ying Zhang
-
Publication number: 20140231813Abstract: A thin-film device includes: a first device unit having a first gate electrode and a first crystalline silicon thin film located opposite to the first gate electrode; and a second device unit having a second gate electrode and a second crystalline silicon thin film located opposite to the second gate electrode. The first crystalline silicon thin film includes a strip-shaped first area and a second area smaller than the strip-shaped first area in average grain size. The first device unit has, as a channel, at least a part of the strip-shaped first area. The second silicon thin film includes a second crystalline area smaller than the strip-shaped first area in average grain size. The second device unit has the second crystalline area as a channel. The strip-shaped first area includes crystal grains in contact with the second area on each side of the strip-shaped first area.Type: ApplicationFiled: September 26, 2012Publication date: August 21, 2014Applicant: PANASONIC CORPORATIONInventors: Tomohiko Oda, Takahiro Kawashima
-
Publication number: 20140231812Abstract: A method of thin film formation includes: preparing a substrate; forming a thin film above the substrate; and crystallizing the thin film by irradiating the thin film with a light beam, in which the crystallizing includes steps of: crystallizing the thin film in a first region into a first crystalline thin film by irradiating the first region while scanning a first light beam relative to the substrate, the first region including at least one of: edge portions of the substrate; and a region through which a cutting line passes when the substrate is cut; and subsequently crystallizing the thin film in a second region into a second crystalline thin film by irradiating at least the second region while scanning a second light beam relative to the substrate, and the thin film has a higher absorption ratio of the second light beam than that of the first crystalline thin film.Type: ApplicationFiled: May 1, 2014Publication date: August 21, 2014Applicant: PANASONIC CORPORATIONInventors: Kenichirou NISHIDA, Tomohiko ODA, Yui SAITOU
-
SEMICONDUCTOR DEVICE STRUCTURE, METHOD FOR MANUFACTURING THE SAME AND PIXEL STRUCTURE USING THE SAME
Publication number: 20140231811Abstract: A semiconductor device structure is provided. The semiconductor device structure may include a substrate, a semiconductor layer, a first conductive layer, a second conductive layer, a first dielectric layer and a second dielectric layer. The first dielectric layer is disposed on the substrate. The second dielectric layer is disposed on the first dielectric layer. The semiconductor layer is adjacent to the first dielectric layer or the second dielectric layer. The semiconductor layer is disposed on the first dielectric layer or the second dielectric layer. The first conductive layer is adjacent to the first dielectric layer or the second dielectric layer. The second conductive layer is disposed on the first dielectric layer or the second dielectric layer. The effective Young's modulus of the second dielectric layer may be smaller than the Young's modulus of the first dielectric layer.Type: ApplicationFiled: February 19, 2014Publication date: August 21, 2014Applicant: Industrial Technology Research InstituteInventors: Jing-Yi YAN, Chih-Chieh HSU, Liang-Hsiang CHEN, Chen-Wei LIN -
Publication number: 20140231810Abstract: A thin film transistor, includes: a gate electrode; a gate insulating layer disposed on the gate electrode; a semiconductor disposed on the gate insulating layer; an etch stopper disposed on a channel of the semiconductor; a source electrode disposed on the semiconductor; and a drain electrode disposed on the semiconductor. At least one of the source electrode and the drain electrode does not overlap with the etch stopper. At least one dimension of the etch stopper and the channel of the semiconductor are substantially the same.Type: ApplicationFiled: May 28, 2013Publication date: August 21, 2014Applicant: Samsung Display Co., Ltd.Inventors: Seung Hyun Park, Jun Ho Song, Jae Hak Lee
-
Patent number: 8809860Abstract: The present disclosure reduces and, in some instances, eliminates the density of interface states in III-V compound semiconductor materials by providing a thin crystalline interlayer onto an upper surface of a single crystal III-V compound semiconductor material layer to protect the crystallinity of the single crystal III-V compound semiconductor material layer's surface atoms prior to further processing of the structure.Type: GrantFiled: February 25, 2013Date of Patent: August 19, 2014Assignee: International Business Machines CorporationInventors: Kuen-Ting Shiu, Dechao Guo, Shu-Jen Han, Edward W. Kiewra, Masaharu Kobayashi
-
Patent number: 8810765Abstract: An electroluminescence element includes an electroluminescence substrate including a thin film transistor substrate, and a light-emitting layer provided over the thin film transistor substrate and divided by picture-element separating portions so as to correspond to unit picture elements; and a sealing substrate arranged to hermetically seal the light-emitting layer of the electroluminescence substrate. At least one of the electroluminescence substrate and the sealing substrate is a flexible substrate. Spacers are provided between the electroluminescence substrate and the sealing substrate.Type: GrantFiled: January 11, 2008Date of Patent: August 19, 2014Assignee: Sharp Kabushiki KaishaInventors: Tohru Okabe, Hirohiko Nishiki
-
Publication number: 20140225116Abstract: Nonvolatile charge trap memory devices with deuterium passivation of charge traps and methods of forming the same are described. In one embodiment, the device includes a channel formed from a semiconducting material overlying a surface on a substrate connecting a source and a drain of the memory device. A gate stack overlies the channel, the gate stack comprising a tunneling layer, a trapping layer, a blocking layer, a gate layer; and a deuterated gate cap layer. The gate cap layer has a higher deuterium concentration at an interface with the gate layer than at surface of the gate cap layer distal from the gate layer. In certain embodiments, the channel comprises polysilicon or recrystallized polysilicon. Other embodiments are also described.Type: ApplicationFiled: March 28, 2014Publication date: August 14, 2014Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Krishnaswamy Ramkumar, Fredrick Jenne, William Koutny
-
Publication number: 20140225117Abstract: A transistor that may be used in electronic displays to selectively activate one or more pixels. The transistor includes a metal layer, a silicon layer deposited on at least a portion of the metal layer, the silicon layer includes an extension portion that extends a distance past the metal layer, and at least three lightly doped regions positioned in the silicon layer. The at least three lightly doped regions have a lower concentration of doping atoms than other portions of the silicon layer forming the transistor.Type: ApplicationFiled: April 22, 2014Publication date: August 14, 2014Applicant: Apple Inc.Inventors: Abbas Jamshidi Roudbari, Cheng-Ho Yu, Shih Chang Chang, Ting-Kuo Chang
-
Publication number: 20140225075Abstract: Provided is a thin film semiconductor device such as an organic light-emitting display which includes a thin film transistor (TFT) having a lightly doped region. The thin film semiconductor includes a substrate, a first active pattern, a first lower conductive pattern, and a first upper conductive pattern. The first active pattern is disposed on the substrate and includes a channel region, a lightly doped region, and a heavily doped region. The first lower conductive pattern is disposed on the first active pattern and covers the channel region. The first upper conductive pattern is disposed on the first lower conductive pattern and covers the channel region and the lightly doped region.Type: ApplicationFiled: July 17, 2013Publication date: August 14, 2014Inventor: Zhi-Feng Zhan
-
Patent number: 8803141Abstract: A method of depositing a film of a metal chalcogenide including the steps of: contacting an isolated hydrazinium-based precursor of a metal chalcogenide and a solvent having therein a solubilizing additive to form a solution of a complex thereof; applying the solution of the complex onto a substrate to produce a coating of the solution on the substrate; removing the solvent from the coating to produce a film of the complex on the substrate; and thereafter annealing the film of the complex to produce a metal chalcogenide film on the substrate. Also provided is a process for preparing an isolated hydrazinium-based precursor of a metal chalcogenide as well as a thin-film field-effect transistor device using the metal chalcogenides as the channel layer.Type: GrantFiled: May 20, 2011Date of Patent: August 12, 2014Assignee: International Business Machines CorporationInventors: David B. Mitzi, Matthew W. Copel
-
Patent number: 8803155Abstract: According to an aspect of the present invention, there is provided a thin-film transistor (TFT) sensor, including a bottom gate electrode on a substrate, an insulation layer on the bottom gate electrode, an active layer in a donut shape on the insulation layer, the active layer including a channel through which a current generated by a charged body flows, an etch stop layer on the active layer, the etch stop layer including a first contact hole and a second contact hole, and a source electrode and a drain electrode burying the first and second contact holes, the source and drain electrodes being disposed on the etch stop layer so as to face each other.Type: GrantFiled: July 19, 2011Date of Patent: August 12, 2014Assignee: Samsung Display Co., Ltd.Inventors: Mu-Gyeom Kim, Chang-Mo Park