External Connection To Housing Patents (Class 257/693)
-
Patent number: 8217507Abstract: A semiconductor package which is structured to allow for the edge mounting thereof in a vertical mount orientation. The semiconductor package comprises a flexible substrate or “flex circuit.” The flexible substrate includes a conductive pattern disposed on a first surface thereof, and a plurality of conductive pads or terminals disposed on a second surface thereof which is disposed in opposed relation to the first surface. Mounted to the first surface of the flexible substrate are one or more electronic components such as semiconductor dies. The semiconductor die(s) is/are electrically connected to the conductive pattern, and thereafter covered or encapsulated by a package body applied to a portion of the first surface of the flexible substrate. That portion of the flexible substrate including the conductive pads or terminals formed on the second surface thereof is thereafter folded and adhered to a portion of the package body through the use of a suitable adhesive.Type: GrantFiled: January 22, 2010Date of Patent: July 10, 2012Assignee: Amkor Technology, Inc.Inventors: Jesse E. Galloway, Bob-Shih Wei Kuo, Ahmer Syed
-
Patent number: 8217511Abstract: An integrated circuit assembly includes a panel including an semiconductor device at least partially surrounded by an encapsulant. A panel upper surface and a device active surface are substantially coplanar. The assembly further includes one or more interconnect layers overlying the panel upper surface. Each of the interconnect layers includes an insulating film having contacts formed therein an interconnect metallization formed thereon. A lower surface of the panel is substantially coplanar with either a backside of the device or a lower surface of a thermally and electrically conductive slab that has an upper surface in thermal contact with the device backside. The assembly may also include a set of panel vias. The panel vias are thermally and electrically conductive conduits extending through the panel between the interconnect layer and suitable for bonding with a land grid array (LGA) or other contact structure of an underlying circuit board.Type: GrantFiled: July 31, 2007Date of Patent: July 10, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Neil T. Tracht, Darrel R Frear, James R. Griffiths, Lizabeth Ann A. Keser, Tien Yu T. Lee, Elie A. Maalouf
-
Patent number: 8199519Abstract: A chip adapter used to install a chip on a first chip arranging area of a circuit board includes a board. The size of the board has the same size as the first chip arranging area of the circuit board. Edges of the chip adapter define a number of gaps corresponding to first pads of the circuit board. A second chip arranging area of the same size as the chip is arranged in a center of the chip adapter. A number of second pads are arranged around the second chip arranging area of the chip adapter corresponding to pins of the chip. Each second pad is electrically connected to a sidewall of the corresponding gap of the chip adapter.Type: GrantFiled: April 30, 2010Date of Patent: June 12, 2012Assignee: Hon Hai Precision Industry Co., Ltd.Inventors: Ming-Chih Hsieh, Heng-Chen Kuo
-
Patent number: 8198722Abstract: A semiconductor package has an interconnection substrate including a first conductive lead and a second longer conductive lead, and a semiconductor chip including a first cell region, a second cell region, a first conductive pad electrically connected to the first cell region and a second conductive pad electrically connected to the second cell region. The semiconductor chip is mounted to the interconnection substrate with the first and second conductive pads both disposed on and connected to the second conductive lead.Type: GrantFiled: October 16, 2009Date of Patent: June 12, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Youngsang Cho, Donghan Kim, Daewoo Son, Kyoungsei Choi, Yechung Chung
-
Patent number: 8193631Abstract: A first interconnection is formed along a groove of a substrate and on a bottom surface of the groove, and has a first thickness. A second interconnection is electrically connected to the first interconnection and has a second thickness larger than the first thickness. An acceleration sensing unit is electrically connected to the second interconnection. A sealing unit has a portion opposed to the substrate with the first interconnection therebetween, and surrounds the second interconnection and the acceleration sensing unit on the substrate. A cap is arranged on the sealing unit to form a cavity on a region of the substrate surrounded by the sealing unit. Thereby, airtightness of the cavity can be ensured and also an electric resistance of the interconnection connected to the acceleration sensing unit can be reduced.Type: GrantFiled: June 30, 2008Date of Patent: June 5, 2012Assignee: Mitsubishi Electric CorporationInventors: Kimitoshi Sato, Mika Okumura, Yasuo Yamaguchi, Makio Horikawa
-
Patent number: 8193630Abstract: In one particular embodiment, an integrated circuit includes a package and a substrate electrically and physically coupled to the package. The package includes a first package-substrate connection, a second package-substrate connection, and metallization coupling the first package-substrate connection to the second package-substrate connection. The substrate is coupled to the package via the first package-substrate connection and the second package-substrate connection. The substrate includes a plurality of power domains and a power control unit. The second package-substrate connection of the package is coupled to a particular power domain of the plurality of power domains. The power control unit includes logic and a switch, where the switch includes a first terminal coupled to a voltage supply terminal, a control terminal coupled to the logic, and a second terminal coupled to the first package-substrate connection of the package.Type: GrantFiled: January 14, 2011Date of Patent: June 5, 2012Assignee: QUALCOMM IncorporatedInventors: Lew G. Chua-Eoan, Thomas R. Toms, Boris Dimitrov Andreev, Justin Joseph Rosen Gagne, Chunlei Shi
-
Patent number: 8193626Abstract: Provided is a semiconductor package including multiple semiconductor chips, and separate groups of leads connected to the semiconductor chips. The leads are exposed to the outside of the semiconductor package. The plurality of leads may include a first lead group for a first chip group and a second lead group for a second chip group. The first and second chip groups are part of the package.Type: GrantFiled: December 3, 2009Date of Patent: June 5, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Chul Park, Hysong-seob Kim, Kun-dae Yeom, Gwang-man Lim
-
Patent number: 8194400Abstract: According to one embodiment, an electronic device, includes: a first housing; a second housing comprising a first wall portion, a first end portion, and a second end portion, the first wall portion being provided with a keyboard mounting portion on which a keyboard is mounted, the second end portion opposing the first end portion; a hinge portion provided near the first end portion, and rotatably connecting the first housing and the second housing; a circuit board housed in the second housing, and positioned between the keyboard mounting portion and the second end portion; and a flexible first support portion supporting the circuit board so that the circuit board is spaced apart from the first wall portion.Type: GrantFiled: August 6, 2010Date of Patent: June 5, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Yasuyuki Horii
-
Patent number: 8188588Abstract: A manufacturing method of a substrate for a semiconductor package includes a resist layer forming step to form a resist layer on a surface of a conductive substrate; an exposure step to expose the resist layer using a glass mask with a mask pattern including a transmission area, a light shielding area, and an intermediate transmission area, wherein transmittance of the intermediate transmission area is lower than that of the transmission area and is higher than that of the light shielding area; a development step to form a resist pattern including a hollow with a side shape including a slope part decreasing in hollow circumference as the hollow circumference approaches the substrate; and a plating step to plate on an exposed area to form a metal layer with a side shape including a slope part decreasing in circumference as the circumference approaches the substrate.Type: GrantFiled: February 18, 2010Date of Patent: May 29, 2012Assignee: Sumitomo Metal Mining Co., Ltd.Inventors: Yoichiro Hamada, Shigeru Hosomomi
-
Patent number: 8183607Abstract: A semiconductor device features a semiconductor chip including a MOSFET, a first electrode of the MOSFET disposed on an obverse surface of the chip, a second, control electrode of the MOSFET disposed on the obverse surface, a third electrode of the MOSFET disposed on a second, opposing surface of the chip, first, second, and third conductive members, each having top surface and opposing bottom surface, the first, second, and third conductive members connecting with the first, second, and third electrodes electrically, respectively, a sealing body having top and bottom surfaces and sealing parts of the first, second, and third conductive members, the first conductive member having first, second, and third contiguous portions, the first portion is positioned over the first electrode, the second is positioned between the first and second portions and the third portion is positioned under the obverse surface of the chip.Type: GrantFiled: July 25, 2011Date of Patent: May 22, 2012Assignees: Renesas Electronics Corporation, Hitachi Tohbu Semiconductor, Ltd.Inventors: Ryoichi Kajiwara, Masahiro Koizumi, Toshiaki Morita, Kazuya Takahashi, Munehisa Kishimoto, Shigeru Ishii, Toshinori Hirashima, Yasushi Takahashi, Toshiyuki Hata, Hiroshi Sato, Keiichi Ookawa
-
Patent number: 8169070Abstract: The semiconductor device comprises a semiconductor chip defining a first face and a second face opposite to the first face, the semiconductor chip comprising at least one contact element on the first face of the semiconductor chip, an encapsulating body encapsulating the semiconductor chip, the encapsulating body having a first face and a second face opposite to the first face, a redistribution layer extending over the semiconductor chip and the first face of the encapsulating body and containing a metallization layer comprising contact areas connected with the contact elements of the semiconductor chip, and an array of external contact elements located on the second phase of the encapsulating body.Type: GrantFiled: May 15, 2009Date of Patent: May 1, 2012Assignee: Infineon Technologies AGInventors: Gerhard Josef Poeppel, Irmgard Escher-Poeppel
-
Patent number: 8164174Abstract: A microstructure component, in particular an encapsulated micromechanical sensor element, including at least one microstructure patterned out from a silicon layer being encapsulated by a glass element. At least the region of the glass element covering the microstructure is furnished with an electrically conductive coating on its side facing the microstructure.Type: GrantFiled: October 10, 2001Date of Patent: April 24, 2012Assignee: Robert Bosch GmbHInventor: Franz Laermer
-
Patent number: 8159829Abstract: Relay substrate (1) connecting between at least a first circuit board and a second circuit board, including housing (10) having recess (10a) provided in the outer circumference and hole (22) provided in the inner circumference; plural connecting terminal electrodes (12a, 12c) connecting between the top and bottom surfaces of housing (10); shield electrode (11) provided in recess (10a); and ground electrode (13) provided on a part of the top and bottom surfaces of housing (10).Type: GrantFiled: March 23, 2007Date of Patent: April 17, 2012Assignee: Panasonic CorporationInventors: Masato Mori, Daido Komyoji, Koichi Nagai, Yoshihiko Yagi
-
Patent number: 8159055Abstract: A semiconductor device includes a semiconductor element; a group of back-inner terminals coupled with the semiconductor element through bonding wires and arranged in an area array shape so as to be exposed inside of the bottom; a group of back-outer terminals arranged outside the group of back-inner terminals; a group of front-outer terminals located immediately above the back-outer terminals to be exposed from the front surface, which are electrically coupled with the back-outer terminals located immediately therebelow through coupling conductors, respectively; and a sealing resin which seals the semiconductor element and bonding wires and non-exposed portions of said back-inner terminals, back-outer terminals and front-outer terminals. On at least the respective terminal faces of said back-inner terminals, back-outer terminals and front-outer terminals, noble-metal plated layers are formed.Type: GrantFiled: September 11, 2007Date of Patent: April 17, 2012Assignee: Mitsui High-Tec, Inc.Inventors: Kiyoshi Matsunaga, Takao Shioyama, Tetsuyuki Hirashima
-
Patent number: 8159063Abstract: A substrate of a micro-BGA package is revealed, primarily comprising a substrate core, a first trace, and a second trace where the substrate core has a slot formed between a first board part and a second board part. The first trace is disposed on the first board part and has a suspended inner lead extended into the slot where the inner lead has an assumed broken point. The second trace is disposed on the second board part and is integrally connected to the inner lead at the assumed broken point. More particularly, a non-circular through hole is formed at the assumed broken point and has two symmetric V-notches away from each other and facing toward two opposing external sides of the inner lead so that the inner lead at two opposing external sides does not have the conventional V-notches cutting into the inner lead from outside. Moreover, the inner lead will not unexpectedly be broken and the inner lead can easily and accurately be broken at the assumed broken point during thermal compression processes.Type: GrantFiled: November 4, 2009Date of Patent: April 17, 2012Assignee: Powertech Technology Inc.Inventor: Ching-Wei Hung
-
Publication number: 20120086115Abstract: A method of manufacture of an integrated circuit packaging system includes: providing an integrated circuit; mounting a routing structure having a functional side above the integrated circuit; mounting a vertical interconnect to the functional side of the routing structure and the vertical interconnect extending vertically away from the routing structure; forming an encapsulation covering the integrated circuit, the routing structure, and sides of the vertical interconnect above the routing structure, and leaves a surface of the routing structure exposed from the encapsulation, and a portion of the vertical interconnect exposed from the encapsulation above the surface of the routing structure; mounting a first-external-package-component to the routing structure; and forming a first-external-package-encapsulation covering the first-external-package-component.Type: ApplicationFiled: December 13, 2011Publication date: April 12, 2012Inventors: A Leam Choi, Kenny Lee, In Sang Yoon, HanGil Shin
-
Publication number: 20120074557Abstract: An integrated circuit package apparatus comprises a packaging substrate, an integrated circuit coupled to an upper side of the packaging substrate, an array of contacts coupled to an underside of the packaging substrate for electrically coupling the integrated circuit to a circuit board, and a lid coupled to the upper side of the packaging substrate. In one form, the lid includes a central portion lying on a first plane, corner areas lying on a second plane, and arcuate wall portions disposed between and interconnecting the corner areas and the central portion. Other forms of the lid are provided.Type: ApplicationFiled: September 27, 2010Publication date: March 29, 2012Applicant: CISCO TECHNOLOGY, INC.Inventors: Mudasir Ahmad, Mohan R. Nagar, Weidong Xie
-
Publication number: 20120074558Abstract: A package of a circuit board and a die are packed through surface mount technology (SMT). The shortest circuit is formed with at a low cost. Thus, the package can work in high speed and high frequency applications.Type: ApplicationFiled: March 7, 2011Publication date: March 29, 2012Applicant: MAO BANG ELECTRONIC CO., LTD.Inventors: Hsuan Yu LU, Tse Ming CHU, Kuei-Wu CHU
-
Publication number: 20120074555Abstract: A semiconductor package comprises: a substrate comprising a semiconductor device; a cap comprising a seal ring disposed over a surface of the cap; and a gap between the substrate and the surface of the cap. The seal ring comprises a tread comprising at least two columns.Type: ApplicationFiled: September 29, 2010Publication date: March 29, 2012Applicant: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventors: Rick Snyder, Joel Philliber
-
Publication number: 20120068328Abstract: A method of manufacture of an integrated circuit packaging system includes: providing an interconnect structure having a structure bottom side, a structure top side, and a cavity, the structure bottom side electrically connected to the structure top side; mounting an integrated circuit entirely within the cavity, the integrated circuit having an active side coplanar with the structure top side; forming an encapsulation partially covering the interconnect structure and the integrated circuit, the encapsulation having an encapsulation top side coplanar with the structure top side and the active side; forming a top re-passivation layer over the structure top side and the encapsulation; and mounting a heat sink over the top re-passivation layer for removing heat from the active side.Type: ApplicationFiled: September 22, 2010Publication date: March 22, 2012Inventors: Kang Chen, Xusheng Bao, Rui Huang, Yung Kuan Hsiao, Hin Hwa Goh
-
Publication number: 20120068329Abstract: The present invention provides a semiconductor device capable of selecting a desired circuit (step-down circuit (or step-up/step-down circuit) and step-up circuit) on the user side at low cost. A semiconductor device according to the present invention includes a diode element and a switching element (IGBT). An anode terminal of the diode element and one main electrode terminal of the switching element are adjacently arranged at a predetermined distance from each other. In addition, a cathode terminal of the diode element and the other main electrode terminal of the switching element are adjacently arranged at another predetermined distance from each other.Type: ApplicationFiled: May 9, 2011Publication date: March 22, 2012Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Toru MATSUOKA
-
Patent number: 8138596Abstract: A microelectronic package (31) has a microelectronic device, which is encapsulated in a quantity of material (27), and a lead frame element (15) for enabling the microelectronic device to be electrically contacted from outside of the package (31). The lead frame element (15) comprises at least two elongated members (11) comprising electrically conductive material and a filling material (12) comprising electrically insulating material, wherein the members (11) are partially embedded in the filling material (12). The lead frame element (15) is manufactured by providing elongated members (11), positioning the members (11) according to a predetermined configuration, providing filling material (12) to spaces (13) which are present between the members (11), and possibly removing portions of the filling material (12) and the members (11) in order to expose the electrically conductive material of the members (11).Type: GrantFiled: April 11, 2008Date of Patent: March 20, 2012Assignee: NXP B.V.Inventor: Johannes W. Weekamp
-
Patent number: 8129829Abstract: A packaging substrate with an embedded photosensitive semiconductor chip and a method for fabricating the same are provided. The method includes the steps of: disposing the semiconductor chip in an through cavity of a core board with the photosensitive portion of the semiconductor chip being exposed from the through cavity; forming a first circuit layer on the core board at a side opposite to the photosensitive portion so as to electrically connect the electrode pads of the semiconductor chip; and forming a light-permeable layer on the core board at the same side with the photosensitive portion via an adhesion layer so as to allow light to penetrate through the light-permeable layer and reach the photosensitive portion of the semiconductor chip. When fabricated by the method, the packaging substrate dispenses with conductive wires and a surrounding dam and thus is efficiently downsized.Type: GrantFiled: June 12, 2009Date of Patent: March 6, 2012Assignee: Unimicron Technology Corp.Inventors: Shin-Ping Hsu, Kan-Jung Chia
-
Publication number: 20120049340Abstract: When a semiconductor device having a surface provided with a flexible protective material is manufactured, the misalignment of the protective material occurs at the time of disposing the protective material or performing adhesion treatment. In the case where the terminal portion over the substrate has a length X of 5 mm or less, by providing a step layer with a thickness of 0.38 X or more and 2 mm or less over the element portion, a space is formed between a surface of the terminal portion and the protective material even though the protective material disposed over the step layer so as to cover the element portion is overlapped with the terminal portion. By using an attaching member including an elastic material with a surface hardness of 50 or more and 100 or less in this state, the protective material and the substrate may be attached to each other.Type: ApplicationFiled: August 25, 2011Publication date: March 1, 2012Inventors: Takuya Tsurume, Akihiro Chida
-
Publication number: 20120049339Abstract: A semiconductor package structure including a substrate, a first chip, a second chip, and an interposer is provided. The substrate has a carrying surface and an opposite bottom surface. The first chip disposed on the carrying surface has a first surface and an opposite second surface. The second surface faces the substrate. The first chip has a plurality of through silicon vias (TSVs) and a plurality of first pads and second pads on the first surface. The first pads are electrically connected to the corresponding TSVs. The TSVs are electrically connected to the substrate. The second chip disposed above the first chip exposes a portion of the first surface. The second chip is electrically connected to the corresponding TSVs. The interposer is disposed on the first surface. Top surfaces of the interposer and the second chip are substantially aligned with each other. The interposer is bonded to the second pads.Type: ApplicationFiled: October 19, 2010Publication date: March 1, 2012Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Meng-Jen Wang
-
Patent number: 8125072Abstract: A device includes a semiconductor chip with a ring-shaped metal structure extending along the contour of a first main surface of the semiconductor chip. An encapsulation body encapsulates the semiconductor chip and defines a second main surface. An array of external contact pads attaches to the second main surface of the encapsulation body, and at least one external contact pad of the array of external contact pads electrically couples to the ring-shaped metal structure.Type: GrantFiled: August 13, 2009Date of Patent: February 28, 2012Assignee: Infineon Technologies AGInventors: Rudolf Lachner, Josef Boeck, Klaus Aufinger, Herbert Knapp
-
Patent number: 8120161Abstract: A component includes a first semiconductor chip attached to a first carrier and second semiconductor chip attached to a second carrier. The first carrier has a first extension, which forms a first external contact element. The second carrier has a second extension, which forms a second external contact element. The first and the second carriers are arranged in such a way that the first and the second extension point in different directions.Type: GrantFiled: April 10, 2007Date of Patent: February 21, 2012Assignee: Infineon Technologies AGInventors: Ralf Otremba, Lutz Goergens, Gerhard Noebauer, Tien Lai Tan, Erwin Huber, Marco Puerschel, Gilles Delarozee, Markus Dinkel
-
Patent number: 8120165Abstract: A method for manufacturing a semiconductor device includes: preparing a wiring board having a base substrate and wiring that is plated on surface with a plating metal; pressing a bump that is formed on the active side of the semiconductor chip against an end part of the wiring of the wiring board, thereby exfoliating the area surrounding the pressed portion of the wiring from the base substrate while keeping the end of the wiring bonded with the base substrate; melting the plating metal that is located on the end part of the wiring, thereby causing the plating metal and the bump to form an alloy that bonds the bump and the wiring and infiltrate the plating metal into a space between the wiring and the base substrate; and judging that the bump and the wiring are well bonded if the plating metal has infiltrated a space between the wiring and the base substrate so as to have an area, width or length of infiltration that exceeds a reference value.Type: GrantFiled: September 9, 2010Date of Patent: February 21, 2012Assignee: Seiko Epson CorporationInventor: Shigehisa Tajimi
-
Patent number: 8115299Abstract: A semiconductor device and a lead frame capable of preventing development of defective mounting resulting from a burr and a method of manufacturing a semiconductor device with the lead frame are provided. The semiconductor device includes a semiconductor chip and a lead arranged on the periphery of the semiconductor chip to extend in a direction intersecting with the side surface of the semiconductor chip, so that at least an end portion on the side farther from the semiconductor chip is bonded to a mounting substrate. A groove opened on a surface bonded to the mounting substrate and an end face on the side farther from the semiconductor chip is formed in the lead over the full width in the width direction orthogonal to the thickness direction and along the end face. An embedded body made of solder is embedded in the groove.Type: GrantFiled: February 27, 2008Date of Patent: February 14, 2012Assignee: Rohm Co., Ltd.Inventors: Yasumasa Kasuya, Motoharu Haga, Shoji Yasunaga
-
Patent number: 8110912Abstract: A method of manufacturing a semiconductor device includes providing a foil formed of an insulating material, where the foil includes at least one electrically conducting element, providing a chip having contact elements on a first face of the chip, and applying the foil over the contact elements of the chip.Type: GrantFiled: July 31, 2008Date of Patent: February 7, 2012Assignee: Infineon Technologies AGInventors: Manfred Mengel, Joachim Mahler
-
Patent number: 8110916Abstract: A chip package structure includes a chip module, a plurality of pre-patterned structures, a filling material layer, and a redistribution layer. The chip module includes a chip including an upper surface, a side surface, and an active surface. The pre-patterned structures are disposed around the chip. Each of the pre-patterned structures includes a circuit, a first surface, an upper surface opposite the first surface, and a side surface. The filling material layer encapsulates the chip and the pre-patterned structures. The filling material layer includes a second surface, and encapsulates the upper and side surfaces of the chip, and the upper and side surfaces of each of the pre-patterned structures. The active surface, each first surface, and the second surface are substantially co-planar. The redistribution layer is disposed on the active surface, each first surface, and the second surface. The redistribution layer electrically connects the chip and each circuit.Type: GrantFiled: December 28, 2009Date of Patent: February 7, 2012Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chaofu Weng, Yi Ting Wu
-
Publication number: 20120025366Abstract: A method for manufacturing a semiconductor device comprises: forming a circuit pattern and a first metal film on a first major surface of a body wafer; forming a through-hole penetrating the body wafer from a second major surface of the body wafer and reaching the first metal film; forming a second metal film on a part of the second major surface of the body wafer, on an inner wall of the through-hole, and on the first metal film exposed in the through-hole; forming a recess on a first major surface of a lid wafer; forming a third metal film on the first major surface of the lid wafer including inside the recess of the lid wafer; with the recess facing the circuit pattern, and the first metal film contacting the third metal film, joining the lid wafer to the body wafer; and dicing the joined body wafer and lid wafer along the through-hole.Type: ApplicationFiled: April 4, 2011Publication date: February 2, 2012Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Ko Kanaya, Yoshihiro Tsukahara, Shinsuke Watanabe
-
Patent number: 8106502Abstract: A method of manufacture of an integrated circuit packaging system includes: forming an external interconnect; forming a first planar terminal adjacent to the external interconnect and non-planar to a portion the external interconnect; mounting a first integrated circuit over the first planar terminal; connecting the first integrated circuit with the external interconnect; and forming an encapsulation over the first planar terminal covering the first integrated circuit and with the external interconnect extending from a non-horizontal side of the encapsulation and with the first planar terminal coplanar with the adjacent portion of the encapsulation exposing the first planar terminal.Type: GrantFiled: November 17, 2008Date of Patent: January 31, 2012Assignee: Stats Chippac Ltd.Inventors: Henry Descalzo Bathan, Zigmund Ramirez Camacho, Jairus Legaspi Pisigan, Lionel Chien Hui Tay
-
Patent number: 8106489Abstract: A package and packaging method are provided that enable packaging of larger dies and/or smaller packages. Generally, the method includes steps of: (i) reducing a thickness of a portion of a top surface of leads of a leadframe extending into a package being formed; (ii) mounting a die to a paddle of the leadframe, the die extending past an edge of the paddle into a space created by reducing the thickness of the leads; and (iii) encapsulating the die and leadframe, including the reduced portion of the leads, in a molding compound. In one embodiment, the leads are reduced by half-etching the portion of the top surface. Preferably, the method further includes wire bonding pads on the die to etched portions of the leads to electrically couple the die to the leads. Alternatively, wire bonding is between the pads and non-etched portions of the leads. Other embodiments are also disclosed.Type: GrantFiled: May 27, 2008Date of Patent: January 31, 2012Assignee: Cypress Semiconductor CorporationInventors: Carlo Gamboa, Salvador Padre
-
Patent number: 8106418Abstract: A light emitting device includes a first lead and a second lead. The first lead has a top surface which a light emitting element is mounted thereon and a bottom surface opposed to the top surface. The second lead has a lead peripheral region where a wire connected to an electrode of the light emitting element is bonded therewith. The first lead includes a lead middle region where the semiconductor light emitting element is mounted thereon to thermally conduct therewith. A bottom surface of the lead middle region is exposed from a package. The second lead has an outer lead region that is projected outwardly from the both side surfaces of the package. The bottom surface of the first lead middle region is substantially coplanar with a bottom surface of the outer lead region.Type: GrantFiled: March 12, 2010Date of Patent: January 31, 2012Assignee: Nichia CorporationInventor: Yoshitaka Bando
-
Patent number: 8102043Abstract: A method for manufacturing a stacked integrated circuit and package system includes: attaching a high temperature resistant layer on a top substrate; mounting a first top integrated circuit on the high temperature resistant layer; mounting a second top integrated circuit on the first top integrated circuit; molding an encapsulant over the first top integrated circuit, the second top integrated circuit and the top substrate; mounting a third top integrated circuit over the first top integrated circuit on a surface opposite the second top integrated circuit; mounting a fourth top integrated circuit on the third top integrated circuit; molding an encapsulant over the third top integrated circuit, the fourth top integrated circuit and the top substrate; forming top electrical connectors on a lower surface of the top substrate; and mounting a bottom package to the top electrical connectors.Type: GrantFiled: January 13, 2011Date of Patent: January 24, 2012Assignee: Stats Chippac Ltd.Inventors: Tae Sung Jeong, Hyeog Chan Kwon, Youngcheol Kim
-
Patent number: 8097943Abstract: A semiconductor die has active circuits formed on its active surface. Contact pads are formed on the active surface of the semiconductor die and coupled to the active circuits. A die extension region is formed around a periphery of the semiconductor die. Conductive through hole vias (THV) are formed in the die extension region. A wafer level conductive plane or ring is formed on a center area of the active surface. The conductive plane or ring is connected to a first contact pad to provide a first power supply potential to the active circuits, and is electrically connected to a first conductive THV. A conductive ring is formed partially around a perimeter of the conductive plane or ring and connected to a second contact pad for providing a second power supply potential to the active circuits. The conductive ring is electrically connected to a second THV.Type: GrantFiled: October 15, 2010Date of Patent: January 17, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Guruprasad G. Badakere, Zigmund R. Camacho, Lionel Chien Hui Tay
-
Patent number: 8093706Abstract: A mounting structure includes: at least one semiconductor device having solder bumps as outer terminals and a flexible wiring board with wiring formed thereon. The semiconductor device is structured to be wrapped by the flexible wiring board, the mounting structure is provided with outer electrodes on both sides of the flexible wiring board, one side being a side where outer terminals of the semiconductor device are formed, and the other side being an opposite side thereof. At least one wiring layer is formed on the flexible wiring board. A supporting member is provided covering side faces and a surface of the semiconductor device opposite to the side where the outer terminals are formed and protruding from the side faces of the semiconductor device and extending toward the surface on which the outer terminals are formed.Type: GrantFiled: March 24, 2009Date of Patent: January 10, 2012Assignee: NEC CorporationInventors: Shinji Watanabe, Takao Yamazaki
-
Patent number: 8093708Abstract: A semiconductor package has a non-uniform contact arrangement in which clustered contacts (e.g., a group of ground contacts, a group of power contacts, and/or a group of heatslug contacts) are placed closer together than I/O contacts. In one embodiment, I/O contacts near a cluster have a pitch in at least one direction that is larger than other I/O contacts. A local increase in the pitch of I/O contacts may be used to increase the line width and/or spacing of traces that fan out from corresponding pads on a printed circuit board.Type: GrantFiled: July 6, 2009Date of Patent: January 10, 2012Assignee: Sony Ericsson Mobile Communications ABInventor: J. Thomas Lövskog
-
Patent number: 8093710Abstract: A transistor outline package having a feedthrough via and lead configuration that maximizes the amount of usable area on a header of the package is disclosed. In one embodiment, the package includes a header having an interior surface that includes a first and second lead assembly. The first lead assembly includes two vias having a first diameter, with each first via being positioned along a first pin circle imaginarily defined on the interior surface of the header. Each first via also includes first leads received therein. The second lead assembly includes four vias having a second diameter each, with each second via being positioned along a second pin circle that has a diameter greater than that of the first pin circle. Each second via includes second leads received therein. This configuration increases usable area on the header interior surface between the leads, enabling relatively larger submounts to be placed thereon.Type: GrantFiled: March 30, 2007Date of Patent: January 10, 2012Assignee: Finisar CorporationInventors: Chris Kiyoshi Togami, Darin J. Douma
-
Patent number: 8093709Abstract: There is provided a low-cost semiconductor device that commercial and quality-assured (inspected) chip size packages can be stacked and has a small co-planarity value and a high mounting reliability. A semiconductor device in which a flexible circuit substrate is adhered to at least a part of a lateral side of a semiconductor package, and the flexible circuit substrate, which is on a side facing solder balls of the semiconductor package, is folded at a region inside of an edge of the semiconductor package (FIG. 1).Type: GrantFiled: February 10, 2011Date of Patent: January 10, 2012Assignee: NEC CorporationInventor: Takao Yamazaki
-
Patent number: 8093505Abstract: Provided is a layered electronic circuit device capable of realizing high-density/high-function mounting, easily inspecting and repairing the respective constituent elements, and improving the electronic connection characteristic. The layered electronic circuit device includes a first circuit substrate (101) and a second circuit substrate (102) which are arranged in parallel such that their substrate surfaces are opposed to each other. The peripheral portion of the first circuit substrate (101) and the peripheral portion of the second circuit substrate (102) are connected to each other by connection members (10a to 10d) having a wiring member (103) and a thermal hardening anisotropic conductive sheet (107), thereby performing electric connection.Type: GrantFiled: August 10, 2007Date of Patent: January 10, 2012Assignee: Panasonic CorporationInventors: Manabu Gokan, Akihisa Nakahashi, Takayuki Hirose, Yoko Kasai, Kohichi Tanda
-
Patent number: 8084859Abstract: In a wafer level CSP package, with respect to signal wiring 9b disposed in a signal wiring disposition forbidden region 16 in the vicinity of external output terminals disposed in a package outer peripheral portion, since a stress generated at signal wiring 9 can be dispersed by disposing dummy wiring 9a around the signal wiring 9b or by expanding the width of the signal wiring itself, occurrences of cracks in a surface protective film can be readily suppressed.Type: GrantFiled: September 10, 2008Date of Patent: December 27, 2011Assignee: Panasonic CorporationInventors: Michinari Tetani, Minoru Fujisaku
-
Publication number: 20110304036Abstract: A semiconductor package includes a first semiconductor chip having a first surface and a second surface which faces away from the first surface, a heat dissipation member, defined with a cavity, disposed on the first surface of the first semiconductor chip and having a plurality of metal pillars which contact the first semiconductor chip, and one or more second semiconductor chips stacked on the first surface of the first semiconductor chip in the cavity to be electrically connected with one another and with the first semiconductor chip.Type: ApplicationFiled: January 25, 2011Publication date: December 15, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Ho Young SON
-
Publication number: 20110304037Abstract: A semiconductor device includes an enclosure of insulating material having an introduction portion and a discharge portion for an insulating refrigerant and also having an opening, filters mounted on the introduction portion and the discharge portion, respectively, so as to prevent conductive foreign matter from entering the enclosure, a power semiconductor element provided on the outside of the enclosure, a heat sink bonded to the power semiconductor element and extending through the opening and within the enclosure, and an insulator covering the portions of the power semiconductor element and the heat sink lying outside of the enclosure.Type: ApplicationFiled: February 15, 2011Publication date: December 15, 2011Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Noboru Miyamoto, Shouji Saito
-
Patent number: 8072058Abstract: A semiconductor package has a first substrate having a plurality of electrically conductive patterns formed thereon. A first semiconductor die is coupled to the plurality of conductive patterns. A second semiconductor die is coupled to the first semiconductor die by a die attach material. A third semiconductor die is coupled to the second semiconductor die by a die attach material. A second substrate having a plurality of electrically conductive patterns formed thereon is coupled to the third semiconductor die. A plurality of contacts is coupled to a bottom surface of the first substrate. A connector jack is coupled to the second substrate. A plurality of leads is coupled to the second semiconductor die by conductive wires.Type: GrantFiled: October 25, 2004Date of Patent: December 6, 2011Assignee: Amkor Technology, Inc.Inventors: Yong Woo Kim, Yong Suk Yoo
-
Publication number: 20110291257Abstract: A method of manufacture of an integrated circuit packaging system includes: mounting an integrated circuit over a package carrier; pressing an encapsulation onto the package carrier and with the integrated circuit therein; mounting a conductive frame, having a vertical pillar integral with a horizontal cover, through the encapsulation, over the integrated circuit, and the vertical pillar on the package carrier and the horizontal cover on the encapsulation; and forming a contact from the horizontal cover.Type: ApplicationFiled: May 27, 2010Publication date: December 1, 2011Inventor: Reza Argenty Pagaila
-
Patent number: 8067831Abstract: An integrated circuit package system is provided including forming a first substrate, mounting a first integrated circuit to the first substrate, and forming first planar interconnects in contact with the first integrated circuit and electrically connecting the first integrated circuit to the first substrate.Type: GrantFiled: September 16, 2005Date of Patent: November 29, 2011Assignee: Stats Chippac Ltd.Inventors: Hyeog Chan Kwon, Tae Sung Jeong, Jae Han Chung, Taeg Ki Lim, Jong Wook Ju
-
Publication number: 20110285009Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a first terminal; connecting an integrated circuit to the first terminal; forming a second terminal connected over the first terminal and the integrated circuit by a vertical conductive post integral with the first terminal or the second terminal; and encapsulating the integrated circuit and the vertical conductive post leaving portions of the first terminal and the second terminal exposed.Type: ApplicationFiled: May 24, 2010Publication date: November 24, 2011Inventors: HeeJo Chi, Soo Jung Park, Junwoo Myung
-
Patent number: RE43200Abstract: The invention relates to a high power LED package, in which a package body is integrally formed with resin to have a recess for receiving an LED chip. A first sheet metal member is electrically connected with the LED chip, supports the LED chip at its upper partial portion in the recess, is surrounded by the package body extending to the side face of the package body, and has a heat transfer section for transferring heat generated from the LED chip to the metal plate of the board and extending downward from the inside of the package body so that a lower end thereof is exposed at a bottom face of the package body thus to contact the board. A second sheet metal member is electrically connected with the LED chip spaced apart from the first sheet metal member for a predetermined gap, and extends through the inside of the package body to the side face of the package body in a direction opposite to the first sheet metal member. A transparent sealant is sealingly filled up into the recess.Type: GrantFiled: February 11, 2008Date of Patent: February 21, 2012Assignee: Samsung LED Co., Ltd.Inventors: Seon Goo Lee, Chang Wook Kim, Kyung Taeg Han