External Connection To Housing Patents (Class 257/693)
-
Patent number: 8754516Abstract: The present disclosure relates to the field of integrated circuit package design and, more particularly, to packages using a bumpless build-up layer (BBUL) designs. Embodiments of the present description relate to the field of fabricating microelectronic packages, wherein a first microelectronic device having through-silicon vias may be stacked with a second microelectronic device and used in a bumpless build-up layer package.Type: GrantFiled: August 26, 2010Date of Patent: June 17, 2014Assignee: Intel CorporationInventor: Pramod Malatkar
-
Patent number: 8754523Abstract: A surface-mounted electronic component including balls bonded to its front surface and, on the front surface, a protective resin layer having a thickness smaller than the ball height, wherein grooves extend in the resin layer between balls of the chip.Type: GrantFiled: March 11, 2011Date of Patent: June 17, 2014Assignee: STMicroelectronics (Grenoble 2) SASInventor: Romain Coffy
-
Patent number: 8754511Abstract: In order to prevent an increase in temperature of a discharge resistance discharging an electric charge accumulated in a smoothing capacitor, the present description discloses a power module. The power module has a first lead frame, a second lead frame, first and second semiconductor switches connected in series between the first lead frame and the second lead frame, a resistor connected between the first lead frame and the second lead frame, and a resin package that encapsulates the first lead frame, the second lead frame, the first semiconductor switch, the second semiconductor switch, and the resistor. In this power module, a radiator portion for radiating heat from the first lead frame and/or the second lead frame is formed in at least a part of the package.Type: GrantFiled: July 6, 2012Date of Patent: June 17, 2014Assignee: Toyota Jidosha Kabushiki KaishaInventor: Takashi Atsumi
-
Patent number: 8749049Abstract: An electronic device is disclosed. The electronic device comprises at least one electronic chip and a package for the electronic chip. The package comprises a laminate substrate, wherein the electronic chip is attached on the laminate substrate. The laminate substrate comprises one or more conduction layers, one or more insulation layers and a plurality of pads formed in a conduction layer on the side of the laminate substrate opposite to the side connected to the electronic chip. Furthermore, the package comprises an insulation body formed around the electronic chip. Moreover, the package comprises a plurality of electrodes that extend through the insulation body. For each pad of the laminate substrate, wiring is formed in the one or more of conduction layers and in one or more vias passing through the one or more insulation layers for electrically connecting the pad with at least one of the electrodes.Type: GrantFiled: August 27, 2010Date of Patent: June 10, 2014Assignee: ST-Ericsson SAInventor: Zhimin Mo
-
Patent number: 8749047Abstract: A power module includes a first semiconductor device having a collector terminal and an emitter terminal which extend outwardly from a molded resin, wherein at least one of the collector and emitter terminals is a bilaterally extending terminal extending outwardly from two opposite surfaces of the molded resin, and a second semiconductor device having the same construction as the first semiconductor device. The bilaterally extending terminal of the first semiconductor device is connected to a bilaterally extending terminal of the second semiconductor device.Type: GrantFiled: December 2, 2011Date of Patent: June 10, 2014Assignee: Mitsubishi Electric CorporationInventors: Shintaro Araki, Korehide Okamoto, Khalid Hassan Hussein, Mitsunori Aiko
-
Patent number: 8741695Abstract: A semiconductor device includes a metal substrate including a metal base plate, an insulating sheet located on the metal base plate, and a wiring pattern located on the insulating sheet, and a semiconductor element located on the metal substrate. The semiconductor element is sealed with a molding resin. The molding resin extends to side surfaces of the metal substrate. On the side surfaces of the metal substrate, the insulating sheet and the wiring pattern are not exposed from the molding resin, whereas the metal base plate includes a projecting portion exposed from the molding resin.Type: GrantFiled: September 14, 2012Date of Patent: June 3, 2014Assignee: Mitsubishi Electric CorporationInventors: Seiji Oka, Kazuhiro Tada, Hiroshi Yoshida
-
Patent number: 8736043Abstract: A power semiconductor device is provided in which reliability can be improved when the parallel number of semiconductor devices increases. When a bonding face on collector electrode is on an upper side, and a bonding face on emitter electrode is on a lower side, a collector electrode joint region as a joint region between a collector trace and a collector electrode on a chip mounted substrate and an emitter electrode joint region as a joint region between an emitter trace and an emitter electrode are located at a same position in an up-and-down direction and are adjacent in a right-and-left direction at an interval of 2 mm or more and 4 mm or less.Type: GrantFiled: July 9, 2012Date of Patent: May 27, 2014Assignee: Hitachi, Ltd.Inventors: Akitoyo Konno, Katsunori Azuma, Takashi Ando
-
Patent number: 8736035Abstract: A semiconductor package includes a first package substrate, a first semiconductor chip disposed on the first package substrate, the semiconductor chip including first through hole vias, and a chip package disposed on the first semiconductor chip, the chip package including a second package substrate and a second semiconductor chip disposed on the second package substrate, wherein a first conductive terminal is disposed on a first surface of the semiconductor chip and a second conductive terminal is disposed on a first surface of the second package substrate, the first conductive terminal disposed on the second conductive terminal.Type: GrantFiled: March 5, 2013Date of Patent: May 27, 2014Assignee: Samsung Electronics Co. Ltd.Inventors: Tae-Joo Hwang, Tae-gyeong Chung, Eun-chul Ahn
-
Patent number: 8736038Abstract: There is provided a lead frame and a packaging method. The lead frame comprises a first plurality of die pads, a second plurality of leads extending from the first plurality of die pads, and a third plurality of tie elements, each of which connects one of the first plurality of die pads to another.Type: GrantFiled: September 13, 2012Date of Patent: May 27, 2014Assignees: STMicroelectronics S.r.l., STMicroelectronics (Shenzhen) Manufacturing Co., Ltd.Inventors: Hui Jun Xiong, Pierangelo Magni
-
Patent number: 8729694Abstract: A semiconductor wafer has a plurality of semiconductor die separated by a peripheral region. A trench is formed in the peripheral region of the wafer. A via is formed on the die. The trench extends to and is continuous with the via. A first conductive layer is deposited in the trench and via to form conductive TSV. The first conductive layer is conformally applied or completely fills the trench and via. The trench has a larger area than the vias which accelerates formation of the first conductive layer. A second conductive layer is deposited over a front surface of the die. The second conductive layer is electrically connected to the first conductive layer. The first and second conductive layers can be formed simultaneously. A portion of a back surface of the wafer is removed to expose the first conductive layer. The die can be stacked and electrically interconnected through the TSVs.Type: GrantFiled: June 28, 2011Date of Patent: May 20, 2014Assignee: STATS ChipPAC, Ltd.Inventors: Byung Tai Do, Reza A. Pagaila
-
Patent number: 8729693Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a first device having a first exposed side and a first inward side; connecting a second device having a second exposed side and a second inward side facing the first inward side to the first device, the second device having planar dimensions less than planar dimensions of the first device; connecting a system connector to a perimeter of the first inward side, the system connector having an exposed leg partially vertical and an exposed foot partially horizontal; and applying an encapsulant exposing the first exposed side, the second exposed side, the exposed leg, and the exposed foot, the exposed leg offset from the encapsulant, the exposed foot on an end of the system connector opposite the first device.Type: GrantFiled: September 23, 2009Date of Patent: May 20, 2014Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Arnel Senosa Trasporto, Lionel Chien Hui Tay, Henry Descalzo Bathan
-
Patent number: 8728866Abstract: A method for manufacturing a semiconductor device comprises: forming a circuit pattern and a first metal film on a first major surface of a body wafer; forming a through-hole penetrating the body wafer from a second major surface of the body wafer and reaching the first metal film; forming a second metal film on a part of the second major surface of the body wafer, on an inner wall of the through-hole, and on the first metal film exposed in the through-hole; forming a recess on a first major surface of a lid wafer; forming a third metal film on the first major surface of the lid wafer including inside the recess of the lid wafer; with the recess facing the circuit pattern, and the first metal film contacting the third metal film, joining the lid wafer to the body wafer; and dicing the joined body wafer and lid wafer along the through-hole.Type: GrantFiled: April 4, 2011Date of Patent: May 20, 2014Assignee: Mitsubishi Electric CorporationInventors: Ko Kanaya, Yoshihiro Tsukahara, Shinsuke Watanabe
-
Patent number: 8723301Abstract: A semiconductor package includes a package board, a pellet provided over the package board, and a protection member covering the package board and the pellet and including a hole penetrating the protection member.Type: GrantFiled: October 18, 2012Date of Patent: May 13, 2014Assignee: Renesas Electronics CorporationInventor: Kou Sasaki
-
Patent number: 8716875Abstract: A semiconductor package includes a substrate having a first surface, a second surface that is opposite to the first surface, and an opening formed between the first surface of the substrate and the second surface of the substrate. One or more bonding wires electrically couple a first surface of a semiconductor die included in the semiconductor package to the first surface of the substrate through an opening of the substrate. A first electrically insulative structure is disposed to substantially fill an area between the first surface of the semiconductor die, the second surface of the substrate, and one or more interconnect bumps that electrically couple the semiconductor die to the substrate. The first electrically insulative structure substantially encapsulates the one or more bonding wires and substantially fills the opening of the substrate.Type: GrantFiled: January 18, 2013Date of Patent: May 6, 2014Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 8716069Abstract: A semiconductor device comprises an aluminum alloy lead-frame with a passivation layer covering an exposed portion of the aluminum alloy lead-frame. Since aluminum alloy is a low-cost material, and its hardness and flexibility are suitable for deformation process, such as punching, bending, molding and the like, aluminum alloy lead frame is suitable for mass production; furthermore, since its weight is much lower than copper or iron-nickel material, aluminum alloy lead frame is very convenient for the production of semiconductor devices.Type: GrantFiled: September 28, 2012Date of Patent: May 6, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yan Xun Xue, Yueh-Se Ho, Yongping Ding
-
Publication number: 20140117526Abstract: According to one embodiment, a semiconductor power converter includes first and second electrical conductors opposed to each other, first and second semiconductor elements joined to a first joint surface of the first electrical conductor, first and second convex electrical conductors joined to the first and second semiconductor elements, a junction joined to the first and second convex electrical conductors and a second joint surface of the second electrical conductor, power terminals, signal terminals, and an envelope sealing the constituent members. The envelope includes a flat bottom surface which extends perpendicular to the semiconductor elements and in which first and second bottom surfaces of the electrical conductors are exposed.Type: ApplicationFiled: September 12, 2013Publication date: May 1, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Hideo Nishiuchi, Kazuhiro Ueda, Takayuki Masunaga, Naotake Watanabe, Yoshiyuki Shimizu, Takashi Togasaki, Koji Maruno
-
Patent number: 8710645Abstract: Using side-wall conductor leads insulated by side-wall insulators to form package level conductor leads for active circuits manufactured on silicon substrate, the preferred embodiments of the present invention significantly reduces the areas of surface mount package chips. Besides area reduction, these methods also provide significant cost saving and reduction in parasitic impedance.Type: GrantFiled: January 13, 2010Date of Patent: April 29, 2014Inventor: Jeng-Jye Shau
-
Patent number: 8710644Abstract: A semiconductor unit of certain aspects of the invention includes electrically conductive plates in the shape of the letter L, each consisting of a horizontally disposed leg portion and a vertically disposed flat body portion that is perpendicular to a cooling plate adhered to the bottom of the semiconductor unit. A pair of the vertically disposed flat body portions sandwiches a semiconductor chip. Owing to this construction, the heat generated in the semiconductor chip can be conducted away through the both surfaces of the chip, thus improving cooling performance. Since the heat is conducted away through the leg portions of the L-shaped electrically conductive plates a projected planar area occupied by the cooling plate required for cooling the semiconductor unit is reduced. Therefore, the size of the semiconductor unit can be reduced.Type: GrantFiled: May 16, 2011Date of Patent: April 29, 2014Assignee: Fuji Electric Co., Ltd.Inventor: Kenichiro Sato
-
Patent number: 8710681Abstract: A device includes a first package component, and a second package component underlying, and bonded to, the first package component. A molding material is disposed under the first package component and molded to the first and the second package components, wherein the molding material and the first package component form an interface. An isolation region includes a first edge, wherein the first edge of the isolation region contacts a first edge of the first package component and a first edge of the molding material. The isolation has a bottom lower than the interface.Type: GrantFiled: May 31, 2012Date of Patent: April 29, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Horng Chang, Tin-Hao Kuo, Tsung-Fu Tsai, Min-Feng Ku
-
Patent number: 8710646Abstract: A power module includes a first semiconductor device having a collector terminal and an emitter terminal which extend outwardly from a molded resin, wherein at least one of the collector and emitter terminals is a bilaterally extending terminal extending outwardly from two opposite surfaces of the molded resin, and a second semiconductor device having the same construction as the first semiconductor device. The bilaterally extending terminal of the first semiconductor device is connected to a bilaterally extending terminal of the second semiconductor device.Type: GrantFiled: December 2, 2011Date of Patent: April 29, 2014Assignee: Mitsubishi Electric CorporationInventors: Shintaro Araki, Korehide Okamoto, Khalid Hassan Hussein, Mitsunori Aiko
-
Patent number: 8698305Abstract: A multi-configuration interface device for coupling different types of GPUs (graphics processor units) to a PCB (printed circuit board). The interface device comprises a GPU interface for a connection to the GPU and a PCB interface for a connection to the PCB. The GPU interface is implemented using a customizable attachment footprint for effectuating a connection to differing GPU types while maintaining the PCB interface for the connection to the PCB. The ball array for different GPUs can be configured to respectively support them. The interface device maintains a consistent PCB interface. Thus, as GPU characteristics change and evolve, or as different GPU versions are implemented, a consistent connection can be maintained for the PCB.Type: GrantFiled: August 4, 2004Date of Patent: April 15, 2014Assignee: Nvidia CorporationInventors: Thomas E. Dewey, James K. Dobbins, Joseph S. Minacapelli, Simon A. Thomas
-
Patent number: 8692361Abstract: A system and method for manufacturing an electric device package are disclosed. An embodiment comprises comprising a first carrier contact, a first electric component, the first electric component having a first top surface and a first bottom surface, the first electric component comprising a first component contact disposed on the first top surface, the first bottom surface being connected to the carrier and an connection element comprising a second electric component and an interconnect element, the connection element having a connection element top surface and a connection element bottom surface, wherein the connection element bottom surface comprises a first connection element contact and a second connection element contact, and wherein the first connection element contact is connected to the first component contact and the second connection element contact is connected to the first carrier contact. The packaged device further comprises an encapsulant encapsulating the first electric component.Type: GrantFiled: July 30, 2012Date of Patent: April 8, 2014Assignee: Infineon Technologies AGInventors: Joachim Mahler, Edward Fuergut, Khalil Hosseini, Georg Meyer-Berg
-
Patent number: 8681509Abstract: A printed circuit board has a first solder land, a second solder land, and a signal line pattern. The first solder land is configured to be soldered with an electronic part. The second solder land is configured to accumulate solder, the second solder land being disposed on a downstream side of the first solder land as viewed in a direction in which the printed circuit is carried. The signal line pattern includes an exposed part that is not covered with a resist, the exposed part being disposed between the solder land and the solder bridge prevention land.Type: GrantFiled: August 19, 2009Date of Patent: March 25, 2014Assignee: Canon Kabushiki KaishaInventor: Hideaki Hirasawa
-
Publication number: 20140071632Abstract: A semiconductor device includes a plate shaped semiconductor package substrate, a semiconductor chip mounted on the semiconductor package substrate, a plurality of electrodes formed on a lower surface of the semiconductor package substrate, the plurality of electrodes being electrically connected to a mother board; and a connector formed at an end of the semiconductor package substrate. The connector includes a plurality of terminals to be electrically connected to a plurality of spring terminals of a mating connector which is mated in a parallel direction to the semiconductor package substrate.Type: ApplicationFiled: July 17, 2013Publication date: March 13, 2014Inventors: Yoshinori SUNAGA, Kinya Yamazaki, Hidenori Yonezawa, Yoshiaki Ishigami
-
Patent number: 8659140Abstract: A microelectronic package can include a microelectronic element having a face and a plurality of element contacts thereon, a substrate having first and second surfaces, and terminals on the second surface configured for connecting the package with at least one external component. The substrate can have substrate contacts on the first surface facing the element contacts of the microelectronic element and joined thereto. The terminals can include first terminals arranged at positions within first and second parallel grids. The first terminals of each grid can be configured to carry address information usable by circuitry within the microelectronic package to determine an addressable memory location from among all the available addressable memory locations of a memory storage array within the microelectronic element. The signal assignments of the first terminals in the first grid can be a mirror image of the signal assignments of the first terminals in the second grid.Type: GrantFiled: April 4, 2012Date of Patent: February 25, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8659143Abstract: A microelectronic package can include a substrate and a microelectronic element having a rear face facing a first surface of the substrate, a front face, and a column of element contacts extending in a first direction. The microelectronic element can include stacked electrically interconnected semiconductor chips. Edges of the microelectronic element can define an axial plane extending in the first direction and a third direction normal to the rear face. The package can include columns of terminals extending in the first direction at a second surface of the substrate. The terminals can include first terminals exposed in a central region of the second surface and configured to carry address information usable by circuitry within the package to determine an addressable memory location. The central region may have a width not more than 3.5 times a minimum pitch between adjacent terminal columns. The axial plane can intersect the central region.Type: GrantFiled: April 5, 2012Date of Patent: February 25, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8659139Abstract: A microelectronic assembly can include a circuit panel having first and second panel contacts at respective first and second surfaces thereof, and first and second microelectronic packages each having terminals mounted to the respective panel contacts. Each package can include a microelectronic element having a face and contacts thereon, a substrate having first and second surfaces, and terminals on the second surface configured for connecting the package with an external component. The terminals can include first terminals at positions within first and second parallel grids. The first terminals can be configured to carry address information usable by circuitry within the package to determine an addressable memory location from among all the available addressable memory locations of a memory storage array within the microelectronic element. Signal assignments of the first terminals in the first grid can be a mirror image of signal assignments of the first terminals in the second grid.Type: GrantFiled: April 4, 2012Date of Patent: February 25, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8659135Abstract: A semiconductor stack and a semiconductor base device with a wiring substrate and an intermediate wiring board for a semiconductor device stack is disclosed. In one embodiment, a semiconductor chip is arranged between the intermediate wiring board and the wiring substrate, which is electrically connected by way of the wiring substrate on the one hand to external contacts on the underside of the wiring substrate and on the other hand to contact terminal areas in the edge regions of the wiring substrate. The intermediate wiring board has angled-away external flat conductors, which are electrically connected in the contact terminal areas of the wiring board. Furthermore, on the upper side of the intermediate wiring board, arranged on the free ends of the internal flat conductors are external contact terminal areas, which correspond in size and arrangement to external contacts of a semiconductor device to be stacked.Type: GrantFiled: July 21, 2005Date of Patent: February 25, 2014Assignee: Infineon Technologies AGInventors: Michael Bauer, Ulrich Bachmaier, Robert-Christian Hagen, Jens Pohl, Rainer Steiner, Hermann Vllsmeler, Holger Woerner, Bernhard Zuhr
-
Patent number: 8659142Abstract: A microelectronic assembly can include a circuit panel having first and second surfaces and panel contacts at each surface, and first and second microelectronic packages having terminals mounted to the panel contacts at the first and second surfaces, respectively. The circuit panel can electrically interconnect terminals of the first package with corresponding terminals of the second package. Each package can include a substrate having first and second surfaces, a microelectronic element, conductive structure extending above a front face of the microelectronic element, and parallel columns of terminals at the second surface. The terminals of each package can include first terminals in a central region of the respective second surface and configured to carry address information usable by circuitry within the package to determine an addressable memory location within the respective microelectronic element.Type: GrantFiled: April 5, 2012Date of Patent: February 25, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8659141Abstract: A microelectronic assembly can include a microelectronic package connected with a circuit panel. The package has a microelectronic element having a front face facing away from a substrate of the package, and electrically connected with the substrate through conductive structure extending above the front face. First terminals provided in first and second parallel grids or in first and second individual columns can be configured to carry address information usable to determine an addressable memory location from among all the available addressable memory locations of the memory storage array. The first terminals in the first grid can have signal assignments which are a mirror image of the signal assignments of the first terminals in the second grid.Type: GrantFiled: April 5, 2012Date of Patent: February 25, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8653646Abstract: A microelectronic element having a memory storage array has a front face facing away from a substrate of a microelectronic package, and is electrically connected with the substrate through conductive structure extending above the front face. First terminals are disposed at locations within first and second parallel grids of the package. The first terminals of each grid are configured to carry address information usable to determine an addressable memory location from among all the available addressable memory locations of the memory storage array. The first terminals in the first grid have signal assignments which are a mirror image of the signal assignments of the first terminals in the second grid.Type: GrantFiled: April 5, 2012Date of Patent: February 18, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8653636Abstract: A contactless communication medium which can prevent invasion of static electricity and has an outer surface which can satisfy requirements on the flatness thereof. The contactless communication medium has a sealing member including an insulating layer and a conductive layer provided in a stacked manner and having a shape covering an IC module is located such that the insulating layer is on the IC module side. Owing to this, static electricity coming from outside is diffused by the conductive layer and blocked by the insulating layer. Thus, adverse influence of the static electricity on the IC module is prevented. The contactless communication medium can also satisfy the requirements on the flatness of an outer surface thereof.Type: GrantFiled: August 25, 2010Date of Patent: February 18, 2014Assignee: Toppan Printing Co., Ltd.Inventors: Junsuke Tanaka, Yoshiyuki Mizuguchi
-
Patent number: 8648457Abstract: Electrodes on a touch sensor are connected with pins of an integrated circuit by wires. The wires connecting a first side of the integrated circuit go under the integrated circuit to the electrodes, and wires connecting a second side of the integrated circuit have segments extending away from the touch sensor under the integrated circuit.Type: GrantFiled: March 27, 2013Date of Patent: February 11, 2014Assignee: Egalax—Empia Technology Inc.Inventor: Chin-Fu Chang
-
Patent number: 8643189Abstract: A packaged semiconductor die has a die support mounting surface mounted to a die support having external connectors. A die connection pad surface opposite to die supporting mount surface has associated die connection pads that are circuit nodes of the semiconductor die. The die connection pad surface also has a power rail pad. The power rail pad has a surface area larger than surface areas of the die connection pads. Bond wires electrically couple the power rail pad to two or more of the die connection pads.Type: GrantFiled: July 17, 2012Date of Patent: February 4, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Boon Yew Low, Navas Khan Oratti Kalandar, Lan Chu Tan
-
Patent number: 8637973Abstract: A microelectronic component package includes a plurality of electrical leads which are coupled to a microelectronic component and which have exposed lengths extending outwardly beyond a peripheral edge of an encapsulant. A plurality of terminals may be positioned proximate a terminal face of the encapsulant and these terminals may be electrically coupled to the same leads. This can facilitate connection of the microelectronic component to a substrate using the leads as a conventional leaded package. The terminals, however, can facilitate stacking of the leaded package with one or more additional microelectronic components, e.g., a BGA package.Type: GrantFiled: March 27, 2007Date of Patent: January 28, 2014Assignee: Micron Technology, Inc.Inventors: Eng Meow Koon, Low Siu Waf, Chan Min Yu, Chia Yong Poo, Ser Bok Leng, Zhou Wei
-
Patent number: 8633507Abstract: An LED includes a base, a first lead and a second lead mounted to the base, a light emitting chip electrically connected to the first lead and the second lead, and an encapsulant sealing the chip. The first lead and the second lead each include a first beam and a second beam connected to each other. Each of the first beam and the second beam has two opposite ends protruding beyond two opposite lateral faces of the base, respectively, for electrically connecting with a circuit board.Type: GrantFiled: August 27, 2012Date of Patent: January 21, 2014Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Hsin-Chiang Lin, Pin-Chuan Chen
-
Patent number: 8629001Abstract: A semiconductor device includes: a first semiconductor element having a first terminal surface on which a first terminal is disposed and a first rear surface on which no terminal is disposed; a second semiconductor element having a second terminal surface on which a second terminal is disposed and a second rear surface on which no terminal is disposed, the second rear surface being bonded to the first rear surface; a terminal member having a surface set substantially flush with the second terminal surface; and a conductive wire connecting the terminal member and the first terminal.Type: GrantFiled: June 15, 2010Date of Patent: January 14, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Koichi Sugihara
-
Patent number: 8623711Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a peripheral lead; forming an interior conductive layer directly on the peripheral lead; forming a vertical connector directly on the interior conductive layer, the vertical connector having a connector top side; connecting an integrated circuit to the interior conductive layer; and forming an encapsulation over the integrated circuit, the encapsulation having an encapsulation top side coplanar with the connector top side.Type: GrantFiled: December 15, 2011Date of Patent: January 7, 2014Assignee: Stats Chippac Ltd.Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua
-
Patent number: 8618643Abstract: A lead frame includes a first outer lead portion and a second outer lead portion which is arranged to oppose to the first outer lead portion with an element-mounting region between them. An inner lead portion has first inner leads connected to the first outer leads and second inner leads connected to the second outer leads. At least either the first or second inner leads are routed in the element-mounting region. An insulation resin is filled in the gaps between the inner leads located on the element-mounting region. A semiconductor device is configured with semiconductor elements mounted on both the top and bottom surfaces of the lead frame.Type: GrantFiled: July 6, 2011Date of Patent: December 31, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Yoshiaki Goto
-
Publication number: 20130341781Abstract: A heat transfer member is disposed between a semiconductor element and an electrode plate. The heat transfer member comprises a metal portion extending between a first face at the semiconductor element side and a second face at the plate electrode side, and a ceramic portion surrounding the metal portion. An area of the first face is less than an area of the second face in the metal portion.Type: ApplicationFiled: May 31, 2013Publication date: December 26, 2013Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Makoto IMAI, Atsushi TANIDA, Takashi ASADA, Masanori USUI, Tomoyuki SHOJI
-
Patent number: 8610261Abstract: A power semiconductor device includes a power semiconductor module having cylindrical conductors which are joined to a wiring pattern so as to be substantially perpendicular to the wiring pattern and whose openings are exposed at a surface of transfer molding resin, and an insert case having a ceiling portion and peripheral walls, the ceiling portion being provided with external terminals that are fitted into, and passed through, the ceiling portion, the external terminals having outer-surface-side connecting portions at the outer surface side of the ceiling portion and inner-surface-side connecting portions at the inner surface side of the ceiling portion. The power semiconductor module is set within the insert case such that the inner-surface-side connecting portions of the external terminals are inserted into the cylindrical conductors.Type: GrantFiled: October 20, 2009Date of Patent: December 17, 2013Assignee: Mitsubishi Electric CorporationInventors: Seiji Oka, Yoshiko Obiraki, Takeshi Oi
-
Patent number: 8604603Abstract: An apparatus having a three-dimensional integrated circuit structure is described herein. The apparatus include an interposer for carrying a plurality of high and low-power chips. The high-power chips are attached and connected to one side of the interposer, while the low-power chips are attached and connected to the other side of the interposer. In generally, the high-power chips produce more heat than does the low-power chip during their operations. The interposer further include through silicon vias and redistribution layers for connecting the chips on both surfaces. In addition, the interposer assembly is attached and connected to a substrate layer, which is in turn attached and connected to a printed circuit board. In order to provide improve thermal management, the interposer surface carrying the high-power chips are oriented away from the circuit board. A heat spreader is attached to the back sides of the high-power chips for dissipating the heat.Type: GrantFiled: February 19, 2010Date of Patent: December 10, 2013Assignee: The Hong Kong University of Science and TechnologyInventors: Hon Shing Lau, Shi-Wei Lee, Matthew Ming Fai Yuen, Jingshen Wu, Chi Chuen Lo, Haibo Fan, Haibin Chen
-
Publication number: 20130320516Abstract: Disclosed herein are a semiconductor package and a method of manufacturing the same, the semiconductor package including: a molding member having a cavity formed therein; a device mounted in the cavity; an insulating member formed inside the cavity and on and/or beneath the molding member and the device; a circuit layer formed on the insulating member, and including vias and connection pads electrically connected with the device; a solder resist layer formed on the circuit layer, and having openings exposing upper portions of the connection pads; and solder balls formed in the openings.Type: ApplicationFiled: August 13, 2012Publication date: December 5, 2013Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Doo Hwan Lee, Tae Sung Jeong, Yul Kyo Chung
-
Patent number: 8598697Abstract: A power semiconductor module includes a housing element into which one or more connecting lugs are inserted. Each connecting lug has a foot region on the topside of which one or more bonding connections can be produced. In order to fix the foot regions, press-on elements are provided, which press against the end of the connecting lug.Type: GrantFiled: July 27, 2011Date of Patent: December 3, 2013Assignee: Infineon Technologies AGInventors: Olaf Kirsch, Peter Kanschat, Andre Roehrig, Thilo Stolze
-
Publication number: 20130313699Abstract: A fan-out high-density packaging method includes providing a packaging substrate, forming a stripping film on the packaging substrate, and forming a first protection layer on the stripping film and pre-designed photolithography pattern openings on the first protection layer. The method also includes forming a metal redistribution layer on the surface of the first protection layer and in the photolithography pattern openings, forming a second protection layer on the first protection layer and partially exposing the metal redistribution layer, and forming at least one package layer on the second protection layer. Each of at least one package layer includes a straight mounting layer, a sealant layer, and a wiring layer formed in sequence, and the package layer connects the metal redistribution layer through the wiring layer.Type: ApplicationFiled: March 22, 2012Publication date: November 28, 2013Inventors: Yujuan Tao, Lei Shi
-
Patent number: 8592969Abstract: A multi-layer substrate has a front face with external pads. An integrated-circuit chip is positioned inside of the multi-layer substrate. An electronic and/or electric component is also positioned inside of the substrate above the integrated-circuit chip. An electrical connection network is formed in the multi-layer substrate to selectively connect the integrated-circuit chip and component together and to the external pads. A first screen is positioned within the multi-layer substrate between the integrated-circuit chip and the electrical connection network, this first screen being connected by vias to the external pads. A second screen is position on a top (external) surface of the multi-layer substrate above the component and electrical connection network, this second screen being connected by vias to the external pads. The integrated-circuit chip is position to be inside the first and second screens.Type: GrantFiled: October 23, 2009Date of Patent: November 26, 2013Assignee: STMicroelectronics (Grenoble) SASInventors: Bruno Dehos, Bruno Lagoguez
-
Patent number: 8587107Abstract: A hermetically sealed integrated circuit package that includes a cavity housing a semiconductor die, whereby the cavity is pressurized during assembly and when formed. The invention prevents the stress on a package created when the package is subject to high temperatures at atmospheric pressure and then cooled from reducing the performance of the die at high voltages. By packaging a die at a high pressure, such as up to 50 PSIG, in an atmosphere with an inert gas, and providing a large pressure in the completed package, the dies are significantly less likely to arc at higher voltages, allowing the realization of single die packages operable up to at least 1200 volts. Moreover, the present invention is configured to employ brazed elements compatible with Silicon Carbide dies which can be processed at higher temperatures.Type: GrantFiled: February 9, 2010Date of Patent: November 19, 2013Assignee: Microsemi CorporationInventor: Tracy Autry
-
Publication number: 20130299845Abstract: Disclosed is a semiconductor device including first and second semiconductor elements, first and second external connection terminals and a sealing member. The first external connection terminal is provided at a first surface of the first semiconductor element. The second semiconductor element is provided at a second surface side, that is at a side opposite to the first surface, of the first semiconductor element. The second external connection terminal is connected to the second semiconductor element, and the second external connection terminal is configured to be, together with the first external connection terminal, connected to a wiring board. The sealing member seals the first and second semiconductor elements and exposes a portion, that is configured to be connected to the wiring board, of the first external connection terminal and a portion, that is configured to be connected to the wiring board, of the second external connection terminal.Type: ApplicationFiled: March 22, 2013Publication date: November 14, 2013Inventors: Ryuji Nomoto, Yoshiyuki Yoneda, Koichi Nakamura
-
Patent number: 8575745Abstract: A power semiconductor device includes a conductive insertion member as an external terminal projecting from a surface of the power semiconductor device facing a printed wiring board. The printed wiring board includes a conductive fitting member mounted on a pad part of the printed wiring board. The fitting member receives the insertion member therein when the power semiconductor device is connected to the printed wiring board. The insertion member has a recessed portion formed on a side surface of the insertion member. The fitting member has a projecting portion with elasticity formed on an inner side surface of the fitting member. The elasticity causes the projecting portion of the fitting member to contact the recessed portion of the insertion member under pressure when the insertion member is inserted into the fitting member.Type: GrantFiled: September 1, 2011Date of Patent: November 5, 2013Assignee: Mitsubishi Electric CorporationInventors: Seiji Oka, Shiori Idaka, Hiroshi Yoshida
-
Patent number: RE44811Abstract: The invention relates to a high power LED package, in which a package body is integrally formed with resin to have a recess for receiving an LED chip. A first sheet metal member is electrically connected with the LED chip, supports the LED chip at its upper partial portion in the recess, is surrounded by the package body extending to the side face of the package body, and has a heat transfer section for transferring heat generated from the LED chip to the metal plate of the board and extending downward from the inside of the package body so that a lower end thereof is exposed at a bottom face of the package body thus to contact the board. A second sheet metal member is electrically connected with the LED chip spaced apart from the first sheet metal member for a predetermined gap, and extends through the inside of the package body to the side face of the package body in a direction opposite to the first sheet metal member. A transparent sealant is sealingly filled up into the recess.Type: GrantFiled: December 19, 2011Date of Patent: March 18, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Seon Goo Lee, Chang Wook Kim, Kyung Taeg Han