External Connection To Housing Patents (Class 257/693)
-
Patent number: 8405200Abstract: An electronic-component-housing package comprises a container including a rectangular mount on which an electronic component is to be mounted and a sidewall surrounding the mount. The electronic-component-housing package comprises a lead terminal extending from an inside of a space enclosed by the sidewall to an outside of the space. A tip part of the lead terminal is extending along one side of the mount.Type: GrantFiled: March 27, 2008Date of Patent: March 26, 2013Assignee: Kyocera CorporationInventor: Yoshiaki Ueda
-
Patent number: 8399980Abstract: A wiring electronic component of the present invention is incorporated into an electronic device package in which a circuit element including a semiconductor chip is disposed and in which the circuit element is connected to a wiring pattern on the back face and also connected, via vertical wiring, to external electrodes located on the front face opposite the wiring pattern. The wiring electronic component is composed of an electrically conductive support portion, which serves as an electroforming mother die, and a plurality of vertical wiring portions formed through electroforming such that they are integrally connected to the support portion.Type: GrantFiled: March 27, 2009Date of Patent: March 19, 2013Assignee: Kyushu Institute of TechnologyInventors: Masamichi Ishihara, Hirotaka Ueda
-
Patent number: 8394673Abstract: A method of manufacturing a semiconductor device is disclosed. One embodiment includes placing multiple semiconductor chips onto a carrier, each of the semiconductor chips having a first face and a second face opposite to the first face. An encapsulation material is applied over the multiple semiconductor chips and the carrier to form an encapsulating body having a first face facing the carrier and a second face opposite to the first face. A redistribution layer is applied over the multiple semiconductor chips and the first face of the encapsulating body. An array of external contact elements are applied to the second face of the encapsulating body.Type: GrantFiled: April 30, 2012Date of Patent: March 12, 2013Assignee: Infineon Technologies AGInventors: Gerhard Josef Poeppel, Irmgard Escher-Poeppel
-
Patent number: 8395246Abstract: A method of fabricating a leadframe-based semiconductor package, and a semiconductor package formed thereby, are disclosed. In embodiments, a semiconductor die having die bond pads along two adjacent edges may be electrically coupled to four sides of a four-sided leadframe. Embodiments relate to lead and no-lead type leadframe.Type: GrantFiled: June 28, 2007Date of Patent: March 12, 2013Assignee: SanDisk Technologies Inc.Inventors: Cheemen Yu, Vani Verma, Hem Takiar
-
Patent number: 8390041Abstract: A module (1) includes a first functional device (2) and a second functional device (3). The first functional device (2) includes a base electrode, an emitter electrode and a collector electrode. The second functional device (3) includes at least one electrode. The module (1) further includes a conductive frame (4). One of the base electrode, the emitter electrode, and the collector electrode of the first functional device (2) is directly connected to the frame (4). The electrode of the second functional device (3) is also directly connected to the frame (4). The frame (4) includes a portion serving as a terminal for external connection.Type: GrantFiled: August 1, 2008Date of Patent: March 5, 2013Assignee: Rohm Co., Ltd.Inventor: Kenichi Yoshimochi
-
Patent number: 8384206Abstract: In one embodiment, a semiconductor package is formed to include a leadframe that includes a plurality of die attach areas for attaching a semiconductor die to the leadframe. The leadframe is positioned to overlie another leadframe that forms some of the external terminals or leads of the package.Type: GrantFiled: March 22, 2011Date of Patent: February 26, 2013Assignee: Semiconductor Components Industries, LLCInventors: Stephen St. Germain, Roger M. Arbuthnot, Frank Tim Jones
-
Publication number: 20130043580Abstract: A diode structure includes a body, a first electrode, and a second electrode. The body has a longitudinal length and a transverse length. The first electrode has an end extending into the body along the longitudinal length, and has another end extending outwardly and horizontally from the body for a predetermined length. The second electrode lying on another side of the body to oppose the first electrode, has a tail extending into the body, and has another tail extending outward and horizontally from the body for the predetermined length. The predetermined length of the first electrode and the second electrode is no less than the longitudinal length of the body. Therefore, the diode structure features two electrodes with increased exposed surfaces and better heat dissipation.Type: ApplicationFiled: August 3, 2012Publication date: February 21, 2013Applicant: K. S. TERMINALS INC.Inventor: Yuan Feng Lu
-
Publication number: 20130037930Abstract: A semiconductor chip includes a body part having a first surface and a second surface facing away from the first surface, and an opening passing from the first surface to the second surface of the body part.Type: ApplicationFiled: October 28, 2011Publication date: February 14, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hee Ra ROH, Il Hwan CHO, Jae Min KIM, Hyun Chul SEO, Dong Hwan SEOL
-
Publication number: 20130037929Abstract: The present semiconductor device packages include a die, a redistribution layer and a plurality of conductive pillars electrically connected to the redistribution layer. A molding compound partially encapsulates the die and the pillars. A plurality of interconnect patterns on the molding compound are electrically connected to the pillars. The interconnect patterns provide electrical connections for a second, stacked semiconductor package.Type: ApplicationFiled: August 9, 2011Publication date: February 14, 2013Inventors: Kay S. Essig, Bernd K. Appelt
-
Patent number: 8373261Abstract: Provided is a chip stack package and a method of manufacturing the same. A chip stack package may include a base chip including a base substrate, a base through via electrode penetrating the base substrate, a base chip pad connected to the base through via electrode, and a base encapsulant. The chip stack package may further include at least one stack chip on a surface of the base substrate. The chip stack package may also include an external connection terminal connected to the base through via electrode and the base chip pad and protruding from the base encapsulant, and an external encapsulant surrounding and protecting outer surfaces of the base chip and the at least one stack chip, wherein the chip through via electrode and the chip pad are connected to the base through via electrode and the base chip pad of the base chip.Type: GrantFiled: January 26, 2010Date of Patent: February 12, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Pyoung-wan Kim, Min-seung Yoon, Nam-seog Kim, Keum-hee Ma
-
Patent number: 8368203Abstract: A semiconductor package includes a metal plate, a power element, a lead frame having a die pad, a resin sheet having insulation properties, a control circuit that controls the power element, and a mold resin. The power element is mounted on the die pad, and the die pad is mounted on the metal plate via the resin sheet. The resin sheet is expanded including at least a lower surface of the die pad while the lower surface of the resin sheet is smaller than an surface of the metal plate, and the control circuit is arranged in a region on the metal plate, which region is other than the region where the power element is arranged.Type: GrantFiled: December 3, 2010Date of Patent: February 5, 2013Assignee: Denso CorporationInventors: Takatoshi Inokuchi, Tadatoshi Asada
-
Patent number: 8357998Abstract: In a method of manufacturing a semiconductor package including a wire binding process, a first end of the bonding wire is bonded to a first pad so as to form a first bond portion. A second end of the bonding wire is bonded to a second pad, wherein an interface surface between the bonding wire and the second pad has a first connecting area. The bonded second end of the bonding wire is scrubbed so as to form a second bond portion, wherein a new interface surface between the bonding wire and the second pad has a second connecting area larger than the first connecting area. A remainder of the bonding wire is separated from the second bond portion.Type: GrantFiled: January 13, 2010Date of Patent: January 22, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Wen Pin Huang, Cheng Tsung Hsu, Cheng Lan Tseng, Chih Cheng Hung, Yu Chi Chen
-
Patent number: 8343811Abstract: A module including a carrier and a semiconductor chip applied to the carrier. An external contact element is provided having a first portion and a second portion extending perpendicular to the first portion, wherein a thickness of the second portion is smaller than a thickness of the carrier.Type: GrantFiled: January 4, 2011Date of Patent: January 1, 2013Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 8344500Abstract: The present invention discloses an integrated circuit module and method of manufacturing the same. The integrated circuit module includes a chip and a carrier supporting the chip. The carrier defines a front side and a back side, and the chip is disposed on the front side. The carrier includes a first insulating layer defining a first opening at the back side, a second insulating layer defining a second opening and a chip accommodation opening at the front side, and a patterned conductive layer sandwiched in between the first insulating layer and the second insulating layer. The patterned conductive layer is formed with an inner contacting portion exposed through the chip accommodation opening and an outer contacting portion exposed through the first opening and the second opening. The inner contacting portion is connected to the chip through the chip accommodation opening.Type: GrantFiled: May 26, 2009Date of Patent: January 1, 2013Assignee: Mutual-Pak Technology Co., Ltd.Inventors: Lu-Chen Hwan, Po Ching Chen
-
Patent number: 8338965Abstract: A semiconductor chip is provided comprising a semiconductor substrate on which an integrated circuit is formed. The semiconductor chip, which is provided on the semiconductor substrate in an area array, further comprises a plurality of electrodes electrically coupled with the inside of the semiconductor substrate, wherein the electrodes are arranged into a plurality of first groups respectively lined along a plurality of paralleling first straight lines and, further, into a plurality of second groups respectively lined along a plurality of second straight lines which extend so as to intersect with the first straight lines.Type: GrantFiled: December 10, 2010Date of Patent: December 25, 2012Assignee: Seiko Epson CorporationInventor: Hideki Yuzawa
-
Patent number: 8338939Abstract: A device includes a semiconductor substrate having a front surface and a back surface opposite the front surface. An insulation region extends from the front surface into the semiconductor substrate. An inter-layer dielectric (ILD) is over the insulation region. A landing pad extends from a top surface of the ILD into the insulation region. A through-substrate via (TSV) extends from the back surface of the semiconductor substrate to the landing pad.Type: GrantFiled: July 12, 2010Date of Patent: December 25, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Yung-Chi Lin, Ku-Feng Yang
-
Patent number: 8338955Abstract: An integrated circuit package comprising an enclosure including a dielectric housing, a first electrical contact, and a second electrical contact. The dielectric housing, the first electrical contact, and the second electrical contact are configured to form a contact side of the enclosure. In addition, the first and second electrical contacts are sized to be substantially alignment insensitive for electro-mechanical connection to corresponding contacts of an end-use equipment. The enclosure encapsulates an integrated circuit die which is electrically coupled to the first and second electrical contacts. The alignment insensitive first and second electrical contacts may be electro-mechanically connected to corresponding contacts of an end-use equipment (e.g., a printer). Further, the integrated circuit package may be hosted by a peripheral device (e.g., a printer cartridge).Type: GrantFiled: April 5, 2007Date of Patent: December 25, 2012Assignee: Maxim Integrated Products, Inc.Inventors: Jeff Alan Gordon, Steven Hass, Hal Kurkowski, Scott Jones
-
Patent number: 8338940Abstract: Provided is a semiconductor device including a flexible circuit board which includes a first external electrode provided on a first face and second and third external electrodes provided on a second face; a plurality of memory devices and passive components; a supporter which is provided with a groove on one face; and a computing processor device. The memory devices and the passive components are connected to the first external electrode, the one face of the supporter is bonded on the first face of the flexible circuit board so that the groove houses the memory devices and the passive components. The flexible circuit board is bent along a perimeter of the supporter to be wrapped around a side face and another face of the supporter. On the flexible circuit board, the second external electrode is provided on the second face which is opposite to the first external electrode, and the third external electrode is provided on the second face which is bent to the another face of the supporter.Type: GrantFiled: March 26, 2009Date of Patent: December 25, 2012Assignees: NEC Corporation, NEC Accesstechnia Ltd.Inventors: Takao Yamazaki, Shinji Watababe, Shizuaki Masuda, Katsuhiko Suzuki
-
Patent number: 8319333Abstract: In the power semiconductor module, a wiring metal plate electrically connects between power semiconductor elements joined to the circuit pattern, and between the power semiconductor elements and the circuit pattern. Cylindrical main terminals are joined, substantially perpendicularly, to the wiring metal plate and the circuit pattern, respectively. A cylindrical control terminal is joined, substantially perpendicularly, to one of the power semiconductor elements.Type: GrantFiled: October 20, 2009Date of Patent: November 27, 2012Assignee: Mitsubishi Electric CorporationInventors: Seiji Oka, Yoshiko Obiraki, Takeshi Oi
-
Patent number: 8319331Abstract: Disclosed is a semiconductor device having improved heat dissipation efficiency. The semiconductor device includes a silicon interposer having a first surface and a second surface opposite the first surface. A plurality of semiconductor chips are provided on the first surface side of the silicon interposer. The silicon interposer has a plurality of via holes extending from the first surface to the second surface. An N type semiconductor and a P type semiconductor constituting a Peltier element are provided in each two of the via holes.Type: GrantFiled: March 1, 2010Date of Patent: November 27, 2012Assignee: Lapis Semiconductor Co., Ltd.Inventor: Souichirou Ibaraki
-
Patent number: 8319332Abstract: Microelectronic devices having intermediate contacts, and associated methods of packaging microelectronic devices with intermediate contacts, are disclosed herein. A packaged microelectronic device configured in accordance with one embodiment of the invention includes a microelectronic die attached to an interconnecting substrate. The microelectronic die includes an integrated circuit electrically coupled to a plurality of terminals. Each of the terminals is electrically coupled to a corresponding first contact on the die with an individual wire-bond. Each of the first contacts on the die is electrically coupled to a corresponding second contact on the interconnecting substrate by a conductive coupler such as a solder ball.Type: GrantFiled: May 18, 2010Date of Patent: November 27, 2012Assignee: Micron Technology, Inc.Inventor: Setho Sing Fee
-
Patent number: 8319298Abstract: An integrated circuit module includes a carrier substrate, a semiconductor die disposed in the carrier substrate, a ground pad disposed on the carrier substrate, and an antenna partially embedded in the carrier substrate. The antenna includes a ground layer in thermal contact with the ground pad for dissipating heat generated from the semiconductor die.Type: GrantFiled: February 8, 2010Date of Patent: November 27, 2012Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Hsiuan-Ju Hsu
-
Patent number: 8319330Abstract: A semiconductor device having an improved whisker resistance in an exterior plating film is disclosed. The semiconductor device includes a tab with a semiconductor chip fixed thereto, plural inner leads, plural outer leads formed integrally with the inner leads, a plurality of wires for coupling electrode pads of the semiconductor chip and the inner leads with each other, and a sealing body for sealing the semiconductor chip. The outer leads project from the sealing body and an exterior plating film, which is a lead-free plating film, is formed on a surface of each of the outer leads.Type: GrantFiled: July 13, 2011Date of Patent: November 27, 2012Assignee: Renesas Electronics CorporationInventors: Tomohiro Murakami, Takahiko Kato, Masato Nakamura, Takeshi Terasaki
-
Patent number: 8310035Abstract: Even when only one of semiconductor packages mounted by carrying out infrared reflow is defective, it is required to carry out infrared reflow again to dismount this defective semiconductor package from a mounting board. At this time, stress of heat is also applied to the other non-defective semiconductor packages. For this reason, if infrared reflow is carried out beyond a number of times of infrared reflow specified for non-defective semiconductor packages, the operation of each non-defective semiconductor package cannot be assured. In this case, it is inevitable to discard the semiconductor packages together with the mounting board. To solve this problem, a magnetic material is passed through a hole penetrating a protection member and a package board and the relevant semiconductor package is fixed over a mounting board by this magnetic material. To supply power to the semiconductor package, electromagnetic induction by coils provided in the package board and the mounting board is used.Type: GrantFiled: October 27, 2010Date of Patent: November 13, 2012Assignee: Renesas Electronics CorporationInventor: Kou Sasaki
-
Patent number: 8304923Abstract: A chip packaging structure comprising a chip, a plurality of conductive pillars surrounding the chip, an encapsulation encapsulating the chip and the conductive pillars, and a connecting layer is provided. The encapsulation has a first side and a second side corresponding to the first side. The connecting layer is disposed at the first side of the encapsulation and electrically connected between the chip and the conductive pillars. Furthermore, a chip packaging process accompanying the chip packaging structure is also provided. The chip packaging structure is more useful and powerful and is suitable for various chip packaging applications, and the chip packaging process can reduce the manufacturing time and save the production cost.Type: GrantFiled: March 29, 2007Date of Patent: November 6, 2012Assignee: ADL Engineering Inc.Inventors: Dyi-Chung Hu, Yu-Shan Hu, Chih-Wei Lin
-
Patent number: 8299585Abstract: A power semiconductor device having a first active semiconductor component and a second active semiconductor component, the electrical connections of which are routed out of the semiconductor components in the form of connecting legs is disclosed. In one embodiment, the first semiconductor component is at least partially electrically connected to the second semiconductor component by means of a plug-in connection. The plug-in connection is realized by virtue of the connecting legs of the second semiconductor component engaging in the electrical connections of the first semiconductor component.Type: GrantFiled: May 4, 2005Date of Patent: October 30, 2012Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 8299601Abstract: A power semiconductor module includes: a circuit board having a metal base plate, a high thermal conductive insulating layer, and a wiring pattern; power semiconductor elements electrically connected to the wiring pattern; tubular external terminal connection bodies provided to the wiring pattern for external terminals; and a transfer mold resin body encapsulated to expose through-holes in the metal base plate and used to fixedly attach cooling fins to the face of the metal base plate on the other side with attachment members, the face of the metal base plate on the other side, and top portions of the tubular external terminal connection bodies, to form insertion holes for the attachment members communicating with the through-holes and having a larger diameter than the through-holes, and to cover the one side and side faces of the metal base plate and the power semiconductor elements.Type: GrantFiled: August 4, 2009Date of Patent: October 30, 2012Assignee: Mitsubishi Electric CorporationInventors: Seiji Oka, Yoshiko Obiraki, Takeshi Oi
-
Patent number: 8299603Abstract: A power semiconductor device in which transfer molding resin seals: a metallic circuit substrate; a power semiconductor element joined to a wiring pattern; and a side surface of a cylindrical external terminal communication section provided on the wiring pattern and to which an external terminal can be inserted and connected. The cylindrical external terminal communication section is substantially perpendicular to a surface on which the wiring pattern is formed. An outer surface of a metal plate of the metallic circuit substrate and a top portion of the cylindrical external terminal communication section are exposed from the transfer molding resin. The transfer molding resin is not present within the cylindrical external terminal communication section.Type: GrantFiled: January 18, 2008Date of Patent: October 30, 2012Assignee: Mitsubishi Electric CorporationInventors: Seiji Oka, Osamu Usui, Yasushi Nakayama, Yoshiko Obiraki, Takeshi Oi
-
Publication number: 20120256307Abstract: A sensor module includes a support member having a first flat surface, a second flat surface orthogonally connected to the first flat surface, a third flat surface orthogonally connected to the first flat surface and the second flat surface, and a fourth flat surface opposed to the first flat surface as an attachment surface to an external member, the first flat surface having a support surface depressed from the first flat surface, IC chips having connection terminals on active surface sides with inactive surface sides along the active surfaces respectively attached to the respective surfaces of the support member, and vibration gyro elements having connection electrodes, and the vibration gyro elements are provided on the active surface sides of the IC chips and the connection electrodes are attached to the connection terminals of the IC chips so that principal surfaces are respectively along the respective surfaces of the support member.Type: ApplicationFiled: April 5, 2012Publication date: October 11, 2012Applicant: SEIKO EPSON CORPORATIONInventor: Yugo KOYAMA
-
Patent number: 8283790Abstract: An electronic device includes a carrier, a surface mounting device, and solders. The carrier has a plurality of bonding pads, and at least one of the bonding pads has a notch, such that the bonding pad has a necking portion adjacent to the notch. The surface mounting device is disposed on the carrier. Besides, the surface mounting device has a plurality of leads, and each of the leads is connected to the necking portion of one of the bonding pads, respectively. The notch of each of the bonding pads is located under one of the leads. The solders connect the bonding pads and the leads.Type: GrantFiled: January 21, 2010Date of Patent: October 9, 2012Assignee: Everlight Electronics Co., Ltd.Inventor: Wen-Chieh Tsou
-
Patent number: 8283663Abstract: A multichip device, which achieves a normal operation and a testing operation without the needs for terminals dedicated for the testing and/or an interposer substrate, is provided. The peripheral chip also includes a switching unit for providing a switching between a normal mode that provides a first connection condition and a testing mode that provides a second coupling connection condition. The switching unit, in turn, provides connections of at least some of a plurality of outside terminals to the functional circuits, respectively, in the normal mode, and connects at least some of a plurality of outside terminals to the inside terminals in the testing mode. Thus, the normal operation and the testing operation can be carried out without the needs for the external terminals and/or the interposer substrate, which are employed for the purpose of only the testing.Type: GrantFiled: March 1, 2007Date of Patent: October 9, 2012Assignee: Renesas Electronics CorporationInventor: Kazuyuki Kobayashi
-
Publication number: 20120248594Abstract: The present disclosure relates to a junction box and a manufacturing method thereof. The junction box includes terminal member to which electric energy is supplied, a diode provided to the terminal member, and a heat sink brought into close contact with the diode by molding. The junction box may prevent malfunction and failure while achieving size reduction thereof.Type: ApplicationFiled: March 28, 2011Publication date: October 4, 2012Inventor: HO IL LEE
-
Patent number: 8278749Abstract: A semiconductor module comprises components in one wafer level package. The module comprises an integrated circuit (IC) chip embedded within a package molding compound. The package comprises a molding compound package layer coupled to an interface layer for integrating an antenna structure and a bonding interconnect structure to the IC chip. The bonding interconnect structure comprises three dimensional interconnects. The antenna structure and bonding interconnect structure are coupled to the IC chip and integrated within the interface layer in the same wafer fabrication process.Type: GrantFiled: December 23, 2009Date of Patent: October 2, 2012Assignee: Infineon Technologies AGInventors: Rudolf Lachner, Linus Maurer, Maciej Wojnowski
-
Publication number: 20120241937Abstract: Proposed is a package structure having a micro-electromechanical (MEMS) element, including a chip having a plurality of electrical connecting pads and a MEMS element formed thereon; a lid disposed on the chip for covering the MEMS element; a stud bump disposed on each of the electrical connecting pads; an encapsulant formed on the chip with part of the stud bumps being exposed from the encapsulant; and a metal conductive layer formed on the encapsulant and connected to the stud bumps. The invention is characterized by completing the packaging process on the wafer directly to enable thinner and cheaper package structures to be fabricated within less time. This invention further provides a method for fabricating the package structure as described above.Type: ApplicationFiled: June 8, 2012Publication date: September 27, 2012Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chang-Yueh Chan, Chien-Ping Huang, Chun-Chi Ke, Chun-An Huang, Chih-Ming Huang
-
Patent number: 8274145Abstract: A semiconductor package system including: providing a substrate having a thermal relief thereon; depositing a mask on the substrate and the thermal relief, the mask deposited on the thermal relief and having a regular pattern to partially cover the thermal relief; and die attaching a semiconductor die over the thermal relief.Type: GrantFiled: July 5, 2007Date of Patent: September 25, 2012Assignee: Stats Chippac Ltd.Inventors: Leocadio M. Alabin, Librado Gatbonton, Chiu Hsieh Ong, Beng Yee Teh, Antonio B. Dimaano, Jr.
-
Patent number: 8269335Abstract: A multilayer semiconductor device includes an interconnect substrate provided with first electrode lands and connection terminals on a top surface; a semiconductor chip mounted on the top surface of the interconnect substrate; first connecting members connecting the first electrode lands to a circuit formation surface of the semiconductor chip; first metal posts provided on the connection terminals; encapsulating resin filling a space between the interconnect substrate and the semiconductor chip; a package provided with second electrode lands on a main surface; and second connecting members electrically connecting the first metal posts to the second electrode lands.Type: GrantFiled: January 18, 2011Date of Patent: September 18, 2012Assignee: Panasonic CorporationInventor: Takatoshi Osumi
-
Patent number: 8269323Abstract: Methods, systems, and apparatuses for integrated circuit packages, and for package stacking, are provided. An electrically conductive frame is attached to a first surface of a substrate. The electrically conductive frame includes a perimeter ring portion, a plurality of leads, and a plurality of interconnect members positioned within a periphery formed by the perimeter ring portion. Each interconnect member is coupled to the perimeter ring portion by a respective lead. A first end of each interconnect member is coupled to the first surface of the substrate. An encapsulating material is applied to the first surface of the substrate, without covering a second end of each interconnect member with the encapsulating material. The perimeter ring portion is removed from the electrically conductive frame to isolate the plurality of interconnect members. A first integrated circuit package is formed in this manner. A second integrated circuit package may be mounted to the first package.Type: GrantFiled: September 11, 2009Date of Patent: September 18, 2012Assignee: Broadcom CorporationInventors: Rezaur Rahman Khan, Ken Jian Ming Wang
-
Patent number: 8258624Abstract: A method for fabricating a semiconductor chip module and a semiconductor chip package is disclosed. One embodiment provides a first layer, a second layer, and a base layer. The first layer is disposed on the base layer, and the second layer is disposed on the first layer. A plurality of semiconductor chips is applied above the second layer, and the second layer with the applied semiconductor chips is separated from the first layer.Type: GrantFiled: August 10, 2007Date of Patent: September 4, 2012Assignee: Intel Mobile Communications GmbHInventors: Gottfried Beer, Irmgard Escher-Poeppel
-
Patent number: 8258612Abstract: A method of manufacturing a semiconductor package system includes: forming a leadframe having a passive device; encapsulating the passive device to form an encapsulant interposer; attaching a first die to the encapsulant interposer; forming a substrate interposer having a second die; and stacking the encapsulant interposer over the substrate interposer.Type: GrantFiled: November 9, 2010Date of Patent: September 4, 2012Assignee: STATS ChipPAC Ltd.Inventors: Heap Hoe Kuan, Rui Huang, Yaojian Lin, Seng Guan Chow
-
Patent number: 8258618Abstract: The power semiconductor module includes: a circuit substrate; power semiconductor elements joined to element mounting portions of the wiring pattern on the circuit substrate; the cylindrical external terminal communication section joined to the wiring pattern; circuit forming means for connecting between portions that require electrical connection therebetween; and transfer molding resin for sealing these components. The cylindrical external terminal communication section is a metal cylinder, and the cylindrical external terminal communication section has a hole filled with gel.Type: GrantFiled: October 12, 2009Date of Patent: September 4, 2012Assignee: Mitsubishi Electric CorporationInventors: Yoshiko Obiraki, Seiji Oka, Takeshi Oi
-
Patent number: 8253236Abstract: A power semiconductor device includes power semiconductor elements joined to wiring patterns of a circuit substrate, cylindrical external terminal communication sections, and wiring means for forming electrical connection between, for example, the power semiconductor elements and the cylindrical external terminal communication sections. The power semiconductor elements, the cylindrical external terminal communication sections, and the wiring means are sealed with transfer molding resin. The cylindrical external terminal communication sections are arranged on the wiring patterns so as to be substantially perpendicular to the wiring patterns, such that external terminals are insertable and connectable to the cylindrical external terminal communication sections, and such that a plurality of cylindrical external terminal communication sections among the cylindrical external terminal communication sections are arranged two-dimensionally on each of wiring patterns that act as main circuits.Type: GrantFiled: April 14, 2011Date of Patent: August 28, 2012Assignee: Mitsubishi Electric CorporationInventors: Takeshi Oi, Seiji Oka, Yoshiko Obiraki, Osamu Usui, Yasushi Nakayama
-
Patent number: 8252628Abstract: A semiconductor device includes a semiconductor substrate having first and second surfaces opposite each other, the first surface being an active surface by provided with an electronic element thereon, a pad electrode formed to be connected to the electronic element in a peripheral portion of the electronic element on the active surface, a first opening extending from the second surface toward the pad electrode so as not to reach the first surface of the semiconductor substrate, a second opening, formed to reach the pad electrode from a bottom surface of the first opening, having a diameter smaller than that of the first opening, an insulating layer formed to cover sidewall surfaces of the first opening and the second opening, and a conductive layer formed, inside of the insulating layer, to cover at least an inner wall surface of the insulating layer and a bottom surface of the second opening.Type: GrantFiled: March 12, 2008Date of Patent: August 28, 2012Assignee: Sony CorporationInventors: Yoshihiro Nabe, Hiroshi Asami, Yuji Takaoka, Yoshimichi Harada
-
Patent number: 8243462Abstract: A printed wiring board includes a plurality of lands arranged in a mounting area allowing therein mounting of an electronic component; and an wiring respectively connected to a specific land which is at least one of the outermost lands arranged outermostly out of all lands, wherein a connection portion of the specific land and the wiring connected to the specific land is positioned inside a closed curve which collectively surrounds, by the shortest path, all of the outermost lands formed in the mounting area.Type: GrantFiled: June 28, 2010Date of Patent: August 14, 2012Assignee: Renesas Electronics CorporationInventor: Koujirou Shibuya
-
Patent number: 8237258Abstract: A semiconductor module includes a device mounting board and a semiconductor device mounted on the device mounting board. The device mounting board includes an insulating resin layer, a wiring layer provided on one main surface of the insulating resin layer, and bump electrodes, electrically connected to the wiring layer, which are protruded from the wiring layer toward the insulating resin layer. The semiconductor device has device electrodes which are disposed counter to a semiconductor substrate and the bump electrodes, respectively. The surface of a metallic layer provided on the device electrode lies on the same plane as the surface of a protective layer.Type: GrantFiled: February 27, 2009Date of Patent: August 7, 2012Assignee: Sanyo Electric Co., Ltd.Inventors: Kouichi Saitou, Yoshio Okayama, Yasuyuki Yanase, Takahiro Fujii
-
Patent number: 8237274Abstract: A semiconductor device is provided that includes a substrate having opposing first and second surfaces and an interconnect structure extending between the first and second surfaces. A plurality of bond pads are located on the first surface of the substrate and the bond pads are electrically connected to the interconnect structure. The bond pads each have two or more micro-bumps, with the two or more micro-bumps on each bond pad being arranged to electrically connect the bond pad to one die pad of a semiconductor die. A plurality of external contacts are located on the second surface of the substrate and the external contacts are electrically connected to the interconnect structure.Type: GrantFiled: May 13, 2010Date of Patent: August 7, 2012Assignee: Xilinx, Inc.Inventor: Arifur Rahman
-
Patent number: 8233127Abstract: An object of the present invention is to reduce a lateral width of an FPC also with evenly aligned and arranged plurality of ICs. The liquid crystal display device according to the present invention includes a glass substrate, a plurality of ICs of COG (Chip On Glass) configuration aligned on a glass substrate along a side thereof, and an FPC (Flexible Printed Circuit) that is arranged to extend along the side of the glass substrate and that is connected to the plurality of ICs. Specified ICs from among the plurality of ICs are arranged in that extending directions of their longer sides are inclined with respect to an extending direction of the side of the glass substrate such that the longer sides face towards a central side of the FPC.Type: GrantFiled: December 1, 2008Date of Patent: July 31, 2012Assignee: Mitsubishi Electric CorporationInventor: Tomohiro Tashiro
-
Publication number: 20120187554Abstract: A power semiconductor device includes a conductive insertion member as an external terminal projecting from a surface of the power semiconductor device facing a printed wiring board. The printed wiring board includes a conductive fitting member mounted on a pad part of the printed wiring board. The fitting member receives the insertion member therein when the power semiconductor device is connected to the printed wiring board. The insertion member has a recessed portion formed on a side surface of the insertion member. The fitting member has a projecting portion with elasticity formed on an inner side surface of the fitting member. The elasticity causes the projecting portion of the fitting member to contact the recessed portion of the insertion member under pressure when the insertion member is inserted into the fitting member.Type: ApplicationFiled: September 1, 2011Publication date: July 26, 2012Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Seiji OKA, Shiori Idaka, Hiroshi Yoshida
-
Publication number: 20120187555Abstract: A semiconductor package system is provided including: a semiconductor chip; a substrate having a substrate opening and a vertical build-up wing, the substrate having the semiconductor chip mounted thereon with the vertical build-up wing circumscribed by vertical planes of a perimeter of, and spaced apart from, the semiconductor chip; a first heat slug attached above the substrate at a first horizontal plane and to a first surface of the semiconductor chip, the semiconductor chip at least partially encapsulated by the first heat slug; and a second heat slug attached to the substrate at a second horizontal plane above the first horizontal plane and to a second surface of the semiconductor chip through the substrate opening.Type: ApplicationFiled: April 3, 2012Publication date: July 26, 2012Inventors: You Yang Ong, Zurina binti Zukiffly, Saat Shukri bin Embong
-
Patent number: 8218331Abstract: In a DC-DC converter module, a first through-hole conductor provided in a substrate as a first lead for electrically connecting a terminal as a voltage output terminal of an IC and a first terminal of an inductor component to each other and a second through-hole conductor provided in the substrate as a second lead for electrically connecting a terminal as a switching terminal of the IC and a second terminal of the inductor component to each other oppose each other in a direction intersecting a direction in which the first and second terminals oppose each other in the inductor component (i.e., the longitudinal direction of the substrate and inductor component).Type: GrantFiled: March 24, 2010Date of Patent: July 10, 2012Assignee: TDK CorporationInventors: Hirotada Furukawa, Mitsuru Ishibashi
-
Patent number: RE43536Abstract: Layers suitable for stacking in three dimensional, multilayer modules are formed by interconnecting a ball grid array electronic package to an interposer layer which routes electronic signals to an access plane. The layers are underfilled and may be bonded together to form a stack of layers. The leads on the access plane are interconnected among layers to form a high-density electronic package.Type: GrantFiled: July 9, 2009Date of Patent: July 24, 2012Assignee: Aprolase Development Co., LLCInventor: Floyd Eide