Encapsulation Of Active Face Of Flip Chip Device, E.g., Under Filling Or Under Encapsulation Of Flip-chip, Encapsulation Perform On Chip Or Mounting Substrate (epo) Patents (Class 257/E21.503)
-
Patent number: 8901949Abstract: There is provided a probe card comprising a plurality of probe tips, each being ball-shaped or pillar-shaped and having a top end in contact with each of target chip pads to be tested; a first space converting unit; a second space converting unit; a frame configured to support the second space converting unit; an interposer unit; and a circuit board.Type: GrantFiled: June 1, 2012Date of Patent: December 2, 2014Assignee: Gigalane, Co., Ltd.Inventors: Duk Kyu Kwon, Kyu Han Lee, Yong Goo Lee
-
Patent number: 8900920Abstract: A semiconductor device has a protective layer formed over an active surface of a semiconductor wafer. The semiconductor die with pre-applied protective layer are moved from the semiconductor wafer and mounted on a carrier. The semiconductor die and contact pads on the carrier are encapsulated. The carrier is removed. A first insulating layer is formed over the pre-applied protective layer and contact pads. Vias are formed in the first insulating layer and pre-applied protective layer to expose interconnect sites on the semiconductor die. An interconnect structure is formed over the first insulating layer in electrical contact with the interconnect sites on the semiconductor die and contact pads. The interconnect structure has a redistribution layer formed on the first insulating layer, a second insulating layer formed on the redistribution layer, and an under bump metallization layer formed over the second dielectric in electrical contact with the redistribution layer.Type: GrantFiled: August 11, 2011Date of Patent: December 2, 2014Assignee: STATS ChipPAC, Ltd.Inventors: Il Kwon Shim, Yaojian Lin, Seng Guan Chow
-
Patent number: 8895326Abstract: A wafer attaching method of attaching a wafer having a warp to a sheet includes a wafer warp detecting step of detecting a surface shape of the wafer, a wafer positioning step of applying a photocuring liquid resin to the sheet and positioning the wafer so that a predetermined surface of the wafer corresponding to attaching conditions preset in a resin bonding apparatus is opposed to the sheet and the liquid resin according to the preset attaching conditions and the surface shape detected above, and a wafer attaching step of pressing the wafer against the liquid resin to thereby spread the liquid resin over the entire area where the wafer and the sheet are superimposed, next removing the pressure applied to the wafer, and next applying light to the liquid resin to cure the liquid resin, thereby attaching the predetermined surface of the wafer to the sheet.Type: GrantFiled: November 1, 2013Date of Patent: November 25, 2014Assignee: Disco CorporationInventors: Kazuma Sekiya, Hiroshi Onodera
-
Patent number: 8889483Abstract: A method of manufacturing a semiconductor device in one exemplary embodiment includes preparing a first substrate and a second substrate, the first substrate including a bump electrode group formed of bump electrodes arrayed with a certain pitch, the number of bump electrodes along a first direction being larger than the number of bump electrodes along a second direction perpendicular to the first direction; joining the first substrate and the second substrate to each other through the bump electrodes so that a gap is formed between the first substrate and the second substrate; and filling the gap with a mold resin by causing the mold resin to flow in the gap from an edge of the first substrate along the second direction of the bump electrode group.Type: GrantFiled: November 16, 2011Date of Patent: November 18, 2014Assignee: PS4 Luxco S.A.R.L.Inventor: Masahito Yamato
-
Patent number: 8877558Abstract: A method of making an electronic device includes forming an electrically conductive pattern on a substrate, forming a coverlay layer on the substrate and the electrically conductive pattern, forming a partially cured, tacky adhesive layer on the coverlay layer, and forming openings in the coverlay layer and the partially cured, tacky adhesive layer aligned with the electrically conductive pattern. The method includes positioning an IC on the partially cured, tacky adhesive layer and thereafter curing the partially cured tacky adhesive layer to thereby simultaneously mechanically secure and electrically interconnect the IC to the substrate, the IC having bond pads on a surface thereof.Type: GrantFiled: February 7, 2013Date of Patent: November 4, 2014Assignee: Harris CorporationInventors: Andrew Craig King, Michael Raymond Weatherspoon, Louis J. Rendek, Jr.
-
Patent number: 8877555Abstract: Preparation methods of forming packaged semiconductor device, specifically for flip-chip vertical power device, are disclosed. In these methods, a vertical semiconductor chip is flip-chip attached to a lead frame and then encapsulated with plastic packing materials. Encapsulated chip is then thinned to a predetermined thickness. Contact terminals connecting the chip with external circuit are formed by etching at least a bottom portion of the lead frame connected.Type: GrantFiled: November 16, 2012Date of Patent: November 4, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Lei Shi, Yan Xun Xue, Yuping Gong
-
Patent number: 8877567Abstract: A semiconductor device has an interposer frame having a die attach area. A uniform height insulating layer is formed over the interposer frame at corners of the die attach area. The insulating layer can be formed as rectangular or circular pillars at the corners of the die attach area. The insulating layer can also be formed in a central region of the die attach area. A semiconductor die has a plurality of bumps formed over an active surface of the semiconductor die. The bumps can have a non-fusible portion and fusible portion. The semiconductor die is mounted over the insulating layer which provides a uniform standoff distance between the semiconductor die and interposer frame. The bumps of the semiconductor die are bonded to the interposer frame. An encapsulant is deposited over the semiconductor die and interposer frame and between the semiconductor die and interposer frame.Type: GrantFiled: November 18, 2010Date of Patent: November 4, 2014Assignee: STATS ChipPAC, Ltd.Inventors: KyungHoon Lee, Soo Moon Park, SeungWon Kim
-
Patent number: 8872335Abstract: It is proposed a method of manufacturing an electronic system wherein a first substrate comprising first connection elements on a first surface of the first substrate is provided; a second substrate comprising second connection elements on a first surface of the second substrate is provided; a polymer layer is applied to at least one of the two first surfaces; the first connection elements are attached to the second connection elements; and the polymer layer is caused to swell during or after the attachment.Type: GrantFiled: July 23, 2007Date of Patent: October 28, 2014Assignee: Infineon Technologies AGInventors: Holger Huebner, Martin Franosch
-
Patent number: 8846454Abstract: A semiconductor device has a protective layer formed over an active surface of a semiconductor wafer. The semiconductor die with pre-applied protective layer are moved from the semiconductor wafer and mounted on a carrier. The semiconductor die and contact pads on the carrier are encapsulated. The carrier is removed. A first insulating layer is formed over the pre-applied protective layer and contact pads. Vias are formed in the first insulating layer and pre-applied protective layer to expose interconnect sites on the semiconductor die. An interconnect structure is formed over the first insulating layer in electrical contact with the interconnect sites on the semiconductor die and contact pads. The interconnect structure has a redistribution layer formed on the first insulating layer, a second insulating layer formed on the redistribution layer, and an under bump metallization layer formed over the second dielectric in electrical contact with the redistribution layer.Type: GrantFiled: July 23, 2012Date of Patent: September 30, 2014Assignee: STATS ChipPAC, Ltd.Inventors: Il Kwon Shim, Yaojian Lin, Seng Guan Chow
-
Patent number: 8847383Abstract: An integrated circuit package strip employs a stiffener layer that houses a passive electronic component to maintain mechanical properties when a thinner substrate is used. The use of either a retention wall or a stiffener allows for the manufacture of these integrated circuit package using strip, matrix, or array technology where a larger board with a plurality of integrated circuit packages is produced industrially and then cut to individual units.Type: GrantFiled: February 1, 2012Date of Patent: September 30, 2014Assignee: ATI Technologies ULCInventors: Neil R. McLellan, Vincent K. Chan, Roden R. Topacio, III
-
Patent number: 8835219Abstract: An electric device and a method of making an electric device are disclosed. In one embodiment the electric device comprises a component comprising a component contact area and a carrier comprising a carrier contact area. The electric device further comprises a first conductive connection layer connecting the component contact area with the carrier contact area, wherein the first conductive connection layer overlies a first region of the component contact area and a second connection layer connecting the component contact area with the carrier contact area, wherein the second connection layer overlies a second region of the component contact area, and wherein the second connection layer comprises a polymer layer.Type: GrantFiled: June 21, 2012Date of Patent: September 16, 2014Assignee: Infineon Technologies AGInventors: Joachim Mahler, Khalil Hosseini
-
Patent number: 8810043Abstract: A semiconductor device includes a semiconductor element having a main surface where an outside connection terminal pad is provided. The semiconductor element is connected to a conductive layer on a supporting board via a plurality of convex-shaped outside connection terminals provided on the outside connection terminal pad and a connection member; and the connection member commonly covers the convex-shaped outside connection terminals.Type: GrantFiled: August 1, 2011Date of Patent: August 19, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Takao Nishimura, Yoshikazu Kumagaya, Akira Takashima, Kouichi Nakamura, Kazuyuki Aiba
-
Patent number: 8802474Abstract: A method of packaging a pressure sensor die includes providing a lead frame having a die pad and lead fingers that surround the die pad. A tape is attached to a first side of the lead frame. A pressure sensor die is attached to the die pad on a second side of the lead frame and bond pads of the die are connected to the lead fingers. An encapsulant is dispensed onto the second side of the lead frame and covers the lead fingers and the electrical connections thereto. A gel is dispensed onto a top surface of the die and covers the die bond pads and the electrical connections thereto. A lid is attached to the lead frame and covers the die and the gel, and sides of the lid penetrate the encapsulant.Type: GrantFiled: March 19, 2014Date of Patent: August 12, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Jinzhong Yao, Wai Yew Lo, Lan Chu Tan, Xuesong Xu
-
Patent number: 8786059Abstract: A structure and method for producing the same is disclosed. The structure includes an organic passivation layer with solids suspended therein. Preferential etch to remove a portion of the organic material and expose portions of such solids creates enhanced surface roughness, which provides a significant advantage with respect to adhesion of that passivation layer to the packaging underfill material.Type: GrantFiled: May 10, 2012Date of Patent: July 22, 2014Assignee: International Business Machines CorporationInventors: Alexandre Blander, Jon A Casey, Timothy H Daubenspeck, Ian D Melville, Jennifer V Muncy, Marie-Claude Paquet
-
Patent number: 8786105Abstract: A semiconductor device is described having at least one semiconductor chip, the chip having an active area on a top side thereof, the active area formed at least in part of low-k material, said low-k material defining a low-k subarea of said active area; an embedding material, in which said at least one semiconductor chip is embedded, at least part of the embedding material forming a coplanar area with said active area; at least one contact area within the low-k subarea; a redistribution layer on the coplanar area, the redistribution layer connected to said contact areas; at least one first-level interconnect, located outside said low-k subarea, the first-level interconnect electrically connected to at least one of said contact areas via the redistribution layer.Type: GrantFiled: January 11, 2013Date of Patent: July 22, 2014Assignee: Intel Mobile Communications GmbHInventors: Thorsten Meyer, Sven Albers, Christian Geissler, Andreas Wolter, Markus Brunnbauer, David O'Sullivan, Frank Zudock, Jan Proschwitz
-
Patent number: 8785251Abstract: A semiconductor device has a semiconductor die mounted over a surface of a substrate. A mold underfill dispensing needle has a width substantially equal to a width of the semiconductor die. The dispensing needle is placed in fluid communication with a side of the semiconductor die. A mold underfill is deposited from an outlet of the dispensing needle evenly across a width of the semiconductor die into an area between the semiconductor die and substrate without motion of the dispensing needle. The dispensing needle has a shank and the outlet in a T-configuration. The dispensing needle can have a plurality of pole portions between a shank and the outlet. The dispensing needle has a plate between a shank and the outlet. The outlet has an upper edge with a length substantially equal to or greater than a length of a lower edge of the outlet.Type: GrantFiled: September 9, 2013Date of Patent: July 22, 2014Assignee: STATS ChipPAC, Ltd.Inventors: SooMoon Park, ByoungWook Jang, DongSoo Moon
-
Patent number: 8766461Abstract: A flip chip mounting board includes a substrate having a top surface and a plurality of generally parallel, longitudinally extending, laterally spaced apart bond fingers are formed on the top surface. Each of the plurality of bond fingers has a first longitudinal end portion and a second longitudinal end portion. A first strip of laterally extending solder resist material overlies the first longitudinal end portions of the bond fingers. The first strip has an edge wall with a plurality of longitudinally projecting tooth portions separated by gaps with a longitudinally extending tooth portion being aligned with every other one of the bond fingers. Adjacent bond fingers have first end portions covered by different longitudinal lengths of solder resist material.Type: GrantFiled: January 16, 2013Date of Patent: July 1, 2014Assignee: Texas Instruments IncorporatedInventors: Raymond Partosa, Jesus Bajo Bautista, James Raymond Baello, Roxanna Bauzon Samson
-
Patent number: 8765499Abstract: A method for manufacturing an LED package includes following steps. A plate is provided. The plate defines a plurality of the through holes extending from an upper surface to a bottom surface of the plate. A blue film is attached to the bottom surface of the plate and covers openings of the through holes. The blue film and an inner wall of the plate defining the through hole cooperatively define a groove. Glue doped with phosphor particle is injected into the groove. The phosphor particles are condensed to a bottom surface of the glue adjacent to the blue film. The LED chips are embedded in the grooves and positioned at upper ends of the grooves. Finally, the blue film is removed and the plate is severed to obtain a plurality of individual LED packages each including a corresponding LED chip.Type: GrantFiled: May 16, 2013Date of Patent: July 1, 2014Assignee: Advanced Optoelectronic Technology, Inc.Inventor: Hou-Te Lin
-
Patent number: 8759157Abstract: A semiconductor device with efficient heat dissipating structures is disclosed. The semiconductor device includes a first semiconductor chip that is flip-chip mounted on a first substrate, a heat absorption portion that is formed between the first semiconductor chip and the first substrate, an outer connection portion that connects the first semiconductor chip to an external device and a heat conduction portion formed between the heat absorption portion and the outer connection portion to dissipate heat generated by the first semiconductor chip.Type: GrantFiled: August 13, 2013Date of Patent: June 24, 2014Assignee: Spansion LLCInventor: Masanori Onodera
-
Patent number: 8736062Abstract: A method of making contact pad sidewall spacer and pad sidewall spacers are disclosed. An embodiment includes forming a plurality of contact pads on a substrate, each contact pad having sidewalls, forming a first photoresist over the substrate, and removing the first photoresist from the substrate thereby forming sidewall spacers along the sidewalls of the plurality of the contact pads.Type: GrantFiled: August 16, 2012Date of Patent: May 27, 2014Assignee: Infineon Technologies AGInventor: Johann Gatterbauer
-
Patent number: 8738167Abstract: A method is provided for fabricating a 3D integrated circuit structure. According to the method, a first active circuitry layer wafer is provided. The first active circuitry layer wafer comprises a P+ portion covered by a P? layer, and the P? layer includes active circuitry. The first active circuitry layer wafer is bonded face down to an interface wafer that includes a first wiring layer, and then the P+ portion of the first active circuitry layer wafer is selectively removed with respect to the P? layer of the first active circuitry layer wafer. Next, a wiring layer is fabricated on the backside of the P? layer. Also provided are a non-transitory computer readable medium encoded with a program for fabricating a 3D integrated circuit structure, and a 3D integrated circuit structure.Type: GrantFiled: February 16, 2012Date of Patent: May 27, 2014Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Robert Hannon, Subramanian S. Iyer, Steven J. Koester, Sampath Purushothaman, Roy R. Yu
-
Patent number: 8728845Abstract: The present disclosure provides various methods for removing an anti-stiction layer. An exemplary method includes forming an anti-stiction layer over a substrate, including over a first substrate region of a first material and a second substrate region of a second material, wherein the second material is different than the first material; and selectively removing the anti-stiction layer from the second substrate region of the second material without using a mask.Type: GrantFiled: March 24, 2011Date of Patent: May 20, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Wei Lin, Ping-Yin Liu, Lan-Lin Chao, Jung-Huei Peng, Chia-Shiung Tsai
-
Patent number: 8722446Abstract: Provided is an acoustic sensor. The acoustic sensor includes: a substrate including sidewall portions and a bottom portion extending from a bottom of the sidewall portions; a lower electrode fixed at the substrate and including a concave portion and a convex portion, the concave portion including a first hole on a middle region of the bottom, the convex portion including a second hole on an edge region of the bottom; diaphragms facing the concave portion of the lower electrode, with a vibration space therebetween; diaphragm supporters provided on the lower electrode at a side of the diaphragm and having a top surface having the same height as the diaphragm; and an acoustic chamber provided in a space between the bottom portion and the sidewall portions below the lower electrode.Type: GrantFiled: March 12, 2013Date of Patent: May 13, 2014Assignee: Electronics and Telecommunications Research InstituteInventors: Jaewoo Lee, Chang Han Je, Woo Seok Yang, Jongdae Kim
-
Patent number: 8716847Abstract: Flow diverting structures for preferentially impeding, redirecting or both impeding and redirecting the flow of flowable encapsulant material, such as molding compound, proximate a selected surface or surfaces of a semiconductor die or dice during encapsulation are disclosed. Flow diverting structures may be included in or associated with one or more portions of a lead frame, such as a paddle, tie bars, or lead fingers. Flow diverting structures may also be inserted into a mold in association with semiconductor dice carried on non-lead frame substrates, such as interposers and circuit boards, to preferentially impede, redirect or both impede and redirect the flow of molding compound flowing between and over the semiconductor dice.Type: GrantFiled: February 22, 2013Date of Patent: May 6, 2014Assignee: Micron Technology, Inc.Inventor: Stephen L. James
-
Patent number: 8716870Abstract: A semiconductor device package having direct write interconnections and method of manufacturing thereof is disclosed. A device package is formed by providing a substrate structure, attaching at least one device to the substrate structure that each include a substrate and one or more connection pads formed on the substrate, depositing a dielectric layer over the at least one device and onto the substrate structure by way of a direct write application, the dielectric layer including vias formed therethrough, and forming an interconnect structure on the dielectric layer that is electrically coupled to the connection pads of the at least one device, the interconnect structure extending through the vias in the dielectric layer so as to be connected to the connection pads.Type: GrantFiled: December 16, 2011Date of Patent: May 6, 2014Assignee: General Electric CompanyInventor: Arun Virupaksha Gowda
-
Patent number: 8710657Abstract: Semiconductor packages connecting a semiconductor chip to an external device by bumps are provided. The semiconductor packages may include a connection pad on a semiconductor chip, a connecting bump on and configured to be electrically connected to the connection pad and a supporting bump on the semiconductor chip and configured to be electrically isolated from the connection pad. The connection bump may include a first pillar and a first solder ball and the supporting bump may include a second pillar and a second solder ball. The semiconductor packages may further include a solder channel in the second pillar configured to allow a portion of the second solder ball to extend into the solder channel along a predetermined direction.Type: GrantFiled: September 23, 2011Date of Patent: April 29, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-woo Park, Moon-gi Cho, Ui-hyoung Lee, Sun-hee Park
-
Patent number: 8710651Abstract: A semiconductor device includes a substrate, a semiconductor chip that is bonded to one of the faces of the substrate via bumps, and has a device formation face facing the one of the faces, and a resin that fills the space between the device formation face of the semiconductor chip and the one of the faces of the substrate. The resin includes: a first resin that is formed in a formation region of bumps placed on the outermost circumference of the bumps, and is formed inside the formation region, and a second resin that is formed outside the first resin. The thermal expansion coefficient of the substrate is higher than the thermal expansion coefficient of the first resin. The thermal expansion coefficient of the second resin is higher than the thermal expansion coefficient of the first resin.Type: GrantFiled: October 14, 2010Date of Patent: April 29, 2014Assignee: Renesas Electronics CorporationInventors: Kenji Sakata, Tsuyoshi Kida
-
Patent number: 8709865Abstract: A packaging substrate having a through-holed interposer embedded therein and a fabrication method of the packaging substrate are provided, where the packaging substrate includes: a molding layer having opposite first and second surfaces; a through-holed interposer embedded in the molding layer and flush with the second surface; a redistribution-layer structure embedded in the molding layer and disposed on the through-holed interposer and having a plurality of electrode pads exposed from the first surface of the molding layer; and a built-up structure disposed on the second surface of the molding layer and electrically connected to the through-holed interposer.Type: GrantFiled: August 17, 2012Date of Patent: April 29, 2014Assignee: Unimicron Technology CorporationInventors: Yu-Shan Hu, Dyi-Chung Hu, Tzyy-Jang Tseng
-
Patent number: 8703534Abstract: A method of forming semiconductor assemblies is disclosed. The method includes providing an interposer with through interposer vias. The interposer includes a first surface and a second surface. The through interposer vias extend from the first surface to the second surface of the interposer. A first die is mounted on the first surface of the interposer. The first die comprises a first surface with first conductive contacts thereon. The interposer comprises material with coefficient of thermal expansion (CTE) similar to that of the first die. The first conductive contacts of the first die are coupled to the through interposer vias on the first surface of the interposer.Type: GrantFiled: January 29, 2012Date of Patent: April 22, 2014Assignee: United Test and Assembly Center Ltd.Inventors: Chin Hock Toh, Kriangsak Sae Le
-
Patent number: 8698291Abstract: A packaged leadless semiconductor device (20) includes a heat sink flange (24) to which semiconductor dies (26) are coupled using a high temperature die attach process. The semiconductor device (20) further includes a frame structure (28) pre-formed with bent terminal pads (44). The frame structure (28) is combined with the flange (24) so that a lower surface (36) of the flange (24) and a lower section (54) of each terminal pad (44) are in coplanar alignment, and so that an upper section (52) of each terminal pad (44) overlies the flange (24). Interconnects (30) interconnect the die (26) with the upper section (52) of the terminal pad (44). An encapsulant (32) encases the frame structure (28), flange (24), die (26), and interconnects (30) with the lower section (54) of each terminal pad (44) and the lower surface (36) of the flange (24) remaining exposed from the encapsulant (32).Type: GrantFiled: December 15, 2011Date of Patent: April 15, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Audel A. Sanchez, Fernando A. Santos, Lakshminarayan Viswanathan
-
Patent number: 8697492Abstract: A method for making a microelectronic assembly includes providing a microelectronic element with first conductive elements and a dielectric element with second conductive elements. At least some of either the first conductive elements or the second conductive elements may be conductive posts and other of the first or second conductive elements may include a bond metal disposed between some of the conductive posts. An underfill layer may overly some of the first or second conductive elements. At least one of the first conductive elements may be moved towards the other of the second conductive elements so that the posts pierce the underfill layer and at least deform the bond metal. The microelectronic element and the dielectric element can be heated to join them together. The height of the posts above the surface may be at least forty percent of a distance between surfaces of the microelectronic element and dielectric element.Type: GrantFiled: November 2, 2010Date of Patent: April 15, 2014Assignee: Tessera, Inc.Inventors: Belgacem Haba, Ilyas Mohammed, Ellis Chau, Sang Il Lee, Kishor Desai
-
Patent number: 8691626Abstract: A method of manufacturing is provided that includes placing a removable cover on a surface of a substrate. The substrate includes a first semiconductor chip positioned on the surface. The first semiconductor chip includes a first sidewall. The removable cover includes a second sidewall positioned opposite the first sidewall. A first underfill is placed between the first semiconductor chip and the surface wherein the second sidewall provides a barrier to flow of the first underfill. Various apparatus are also disclosed.Type: GrantFiled: September 9, 2010Date of Patent: April 8, 2014Assignees: Advanced Micro Devices, Inc., ATI Technologies ULCInventors: Michael Z. Su, Lei Fu, Gamal Refai-Ahmed, Bryan Black
-
Patent number: 8685797Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a package carrier having a dispense port; attaching an integrated circuit to the package carrier and over the dispense port; placing a mold chase over the integrated circuit and on the package carrier, the mold chase having a hole; and forming an encapsulation through the dispense port or the hole, the encapsulation surrounding the integrated circuit including completely filled in a space between the integrated circuit and the package carrier, and in a portion of the hole, the encapsulation having an elevated portion or a removal surface resulting from the elevated portion detached.Type: GrantFiled: August 28, 2012Date of Patent: April 1, 2014Assignee: Stats Chippac Ltd.Inventors: Soo-San Park, Sang-Ho Lee, DaeSik Choi
-
Patent number: 8673684Abstract: A disclosed semiconductor device includes a wiring board, a semiconductor element mounted on a principal surface of the wiring board with flip chip mounting, a first conductive pattern formed on the principal surface along at least an edge portion of the semiconductor element, a second conductive pattern formed on the principal surface along the first conductive pattern and away from the first conductive pattern, a passive element bridging between the first conductive pattern and the second conductive pattern on the principal surface of the wiring board, and a resin layer filling a space between the wiring board and the semiconductor chip, wherein the resin layer extends between the semiconductor element and the first conductive pattern on the principal surface of the wiring board.Type: GrantFiled: April 9, 2012Date of Patent: March 18, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Takumi Ihara
-
Patent number: 8674519Abstract: A microelectronic package includes a substrate (110, 210), an interposer (120, 220) having a first surface (121) and an opposing second surface (122), a microelectronic die (130, 230) attached to the substrate, and a mold compound (140) over the substrate. The interposer is electrically connected to the substrate using a wirebond (150). The first surface of the interposer is physically connected to the substrate with an adhesive (160), and the second surface has an electrically conductive contact (126) formed therein. The mold compound completely encapsulates the wirebond and partially encapsulates the interposer such that the electrically conductive contact in the second surface of the interposer remains uncovered by the mold compound.Type: GrantFiled: December 17, 2010Date of Patent: March 18, 2014Assignee: Intel CorporationInventors: Leonel R. Arana, Edward R. Prack, Robert M. Nickerson
-
Patent number: 8669665Abstract: A solder resist and a central pad to which a central Au bump provided on a semiconductor chip is flip-chip bonded are formed on a substrate main body. In a flip-chip mounting substrate where an underfill resin is provided after the semiconductor chip is mounted, a central opening portion for exposing the central pad is formed in the solder resist, and also, an edge portion forming the central opening portion of the solder resist is partially overlapped with the outer peripheral portion of the central pad.Type: GrantFiled: June 4, 2009Date of Patent: March 11, 2014Assignee: Shinko Electric Industries Co., Ltd.Inventors: Yasushi Araki, Seiji Sato, Masatoshi Nakamura, Takashi Ozawa
-
Publication number: 20140061878Abstract: An integrated circuit is provided. The integrated circuit includes: a chip and encapsulation material covering at least three sides of the chip, the encapsulation material being formed from adhesive material. The integrated circuit includes a carrier adhered to the chip by means of the encapsulation material.Type: ApplicationFiled: September 4, 2012Publication date: March 6, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Joachim Mahler, Lukas Ossowski, Khalil Hosseini, Ivan Nikitin
-
Patent number: 8664771Abstract: Some embodiments of the present invention include apparatuses and methods relating to processing and packaging microelectronic devices that reduce stresses on and limit or eliminate crack propagation in the devices.Type: GrantFiled: June 11, 2012Date of Patent: March 4, 2014Assignee: Intel CorporationInventors: Richard J. Harries, Sudarashan V. Rangaraj, Bob Sankman
-
Publication number: 20140054796Abstract: Embodiments of a method for fabricating stacked microelectronic packages are provided, as are embodiments of a stacked microelectronic package. In one embodiment, the method includes arranging microelectronic device panels in a panel stack. Each microelectronic device panel includes a plurality of microelectronic devices and a plurality of package edge conductors extending therefrom. Trenches are formed in the panel stack exposing the plurality of package edge conductors. An electrically-conductive material is deposited into the trenches and contacts the plurality of package edge conductors exposed therethrough. The panel stack is then separated into partially-completed stacked microelectronic packages. For at least one of the partially-completed stacked microelectronic packages, selected portions of the electrically-conductive material are removed to define a plurality of patterned sidewall conductors interconnecting the microelectronic devices included within the stacked microelectronic package.Type: ApplicationFiled: August 22, 2012Publication date: February 27, 2014Applicant: Freescale Semiconductor, Inc.Inventors: Zhiwei (Tony) Gong, Michael B. Vincent, Scott M. Hayes, Jason R. Wright
-
Patent number: 8659113Abstract: An embedded semiconductor die package is made by mounting a frame carrier to a temporary carrier with an adhesive. The frame carrier includes die mounting sites each including a leadframe interconnect structure around a cavity. A semiconductor die is disposed in each cavity. An encapsulant is deposited in the cavity over the die. A package interconnect structure is formed over the leadframe interconnect structure and encapsulant. The package interconnect structure and leadframe interconnect structure are electrically connected to the die. The frame carrier is singulated into individual embedded die packages. The semiconductor die can be vertically stacked or placed side-by-side within the cavity. The embedded die packages can be stacked and electrically interconnected through the leadframe interconnect structure. A semiconductor device can be mounted to the embedded die package and electrically connected to the die through the leadframe interconnect structure.Type: GrantFiled: April 13, 2012Date of Patent: February 25, 2014Assignee: STATS ChipPAC, Ltd.Inventors: Il Kwon Shim, Seng Guan Chow, Heap Hoe Kuan
-
Patent number: 8647923Abstract: A method of manufacturing a semiconductor device includes the steps of forming a plurality of first integrated circuits on the surface side of a first semiconductor substrate; forming a plurality of second integrated circuits in a semiconductor layer that is formed on a release layer provided on a second semiconductor substrate; bonding the two semiconductor substrates so that electrically bonding portions are bonded to each other to form a bonded structure; separating the second semiconductor substrate from the bonded structure at the release layer to transfer, to the first semiconductor substrate, the semiconductor layer in which the plurality of second integrated circuits are formed; and dicing the first semiconductor substrate to obtain stacked chips each including the first integrated circuit and the second integrated circuit.Type: GrantFiled: April 2, 2010Date of Patent: February 11, 2014Assignee: Canon Kabushiki KaishaInventors: Kiyofumi Sakaguchi, Takao Yonehara, Nobuo Kawase, Kenji Nakagawa
-
Patent number: 8633597Abstract: In a multi-module integrated circuit package having a package substrate and package contacts, a die is embedded in the package substrate with thermal vias that couple hotspots on the embedded die to some of the package contacts.Type: GrantFiled: March 1, 2010Date of Patent: January 21, 2014Assignee: QUALCOMM IncorporatedInventors: Fifin Sweeney, Milind P. Shah, Mario Francisco Velez, Damion B. Gastelum
-
Patent number: 8629568Abstract: A system and method for determining underfill expansion is provided. An embodiment comprises forming cover marks along a top surface of a substrate, attaching a semiconductor substrate to the top surface of the substrate, placing an underfill material between the semiconductor substrate and the substrate, and then using the cover marks to determine the expansion of the underfill over the top surface of the substrate. Additionally, cover marks may also be formed along a top surface of the semiconductor substrate, and the cover marks on both the substrate and the semiconductor substrate may be used together as alignment marks during the alignment of the substrate and the semiconductor substrate.Type: GrantFiled: July 30, 2010Date of Patent: January 14, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yan-Fu Lin, Jing-Cheng Lin, Wen-Chih Chiou, Shin-Puu Jeng, Chen-Hua Yu
-
Patent number: 8629567Abstract: A method of manufacture of an integrated circuit packaging system includes: forming an isolated contact having a contact protrusion; forming a die paddle, adjacent to the isolated contact, having a die paddle contour; depositing a contact pad on the contact protrusion; coupling an integrated circuit die to the contact protrusion; molding an encapsulation on the integrated circuit die; and depositing an organic filler on and between the isolated contact and the die paddle, the contact protrusion extended past the organic filler.Type: GrantFiled: December 15, 2011Date of Patent: January 14, 2014Assignee: Stats Chippac Ltd.Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua
-
Patent number: 8617923Abstract: A semiconductor device manufacturing method is provided. First and second semiconductor chips are prepared, including first and second electrodes on first and second surfaces respectively. The second semiconductor chip includes a third electrode on a third surface opposite to the second surface. The third electrode overlaps the second electrode. The second surface includes an electrode-free region that is free of any electrode. A sealing resin is applied on the first surface of the first semiconductor chip. A second surface of the first semiconductor chip is held by a bonding tool including a pressing surface and a supporting-portion projected from the pressing surface. The pressing surface is made into contact with the second electrode. The supporting-portion is arranged at a position facing the electrode-free region. The second semiconductor chip is stacked over the first semiconductor chip by the bonding tool to electrically connect the third electrode to the first electrode.Type: GrantFiled: April 3, 2012Date of Patent: December 31, 2013Assignee: Elpida Memory, Inc.Inventor: Tadashi Koyanagi
-
Patent number: 8618648Abstract: A cavity wafer for flip chip stacking includes an electrostatic (ESC) chuck wafer with a plurality of cavities, and a bonding layer on a surface of the ESC chuck wafer. The bonding layer is configured to receive a through-silicon-via (TSV) interposer with solder bumps. The plurality of cavities are configured to receive the solder bumps at the TSV interposer. The bonding layer is configured to receive an electrostatic bias for bonding the ESC chuck wafer to the TSV interposer with the solder bumps.Type: GrantFiled: July 12, 2012Date of Patent: December 31, 2013Assignee: Xilinx, Inc.Inventors: Woon-Seong Kwon, Suresh Ramalingam
-
Patent number: 8617922Abstract: A method of manufacturing a semiconductor device includes the steps of forming a plurality of first integrated circuits on the surface side of a first semiconductor substrate; forming a plurality of second integrated circuits in a semiconductor layer that is formed on a release layer provided on a second semiconductor substrate; bonding the two semiconductor substrates so that electrically bonding portions are bonded to each other to form a bonded structure; separating the second semiconductor substrate from the bonded structure at the release layer to transfer, to the first semiconductor substrate, the semiconductor layer in which the plurality of second integrated circuits are formed; and dicing the first semiconductor substrate to obtain stacked chips each including the first integrated circuit and the second integrated circuit.Type: GrantFiled: April 2, 2010Date of Patent: December 31, 2013Assignee: Canon Kabushiki KaishaInventors: Kiyofumi Sakaguchi, Takao Yonehara, Nobuo Kawase, Kenji Nakagawa
-
Publication number: 20130334681Abstract: A semiconductor package structure includes a first substrate, a second substrate and an encapsulant. The first substrate comprises a plurality of first bumps and a plurality of first solder layers. Each of the first solder layers is formed on each of the first bumps and comprises a cone-shaped slot having an inner surface. The second substrate comprises a plurality of second bumps and a plurality of second solder layers. Each of the second solder layers is formed on each of the second bumps and comprises an outer surface. Each of the second solder layers is a cone-shaped body. The second solder layer couples to the first solder layer and is accommodated within the first solder layer. The inner surface of the cone-shaped slot contacts with the outer surface of the second solder layer. The encapsulant is formed between the first substrate and the second substrate.Type: ApplicationFiled: June 18, 2012Publication date: December 19, 2013Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chin-Tang Hsieh, Chih-Ming Kuo, Chia-Jung Tu, Shih-Chieh Chang, Chih-Hsien Ni, Lung-Hua Ho, Chaun-Yu Wu, Kung-An Lin
-
Patent number: 8603859Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a substrate; mounting a top integrated circuit on a first side of the substrate; mounting a bottom integrated circuit on a second side of the substrate; forming a top encapsulation over the top integrated circuit and a bottom encapsulation over the bottom integrated circuit simultaneously; and forming a bottom via through the bottom encapsulation to the substrate.Type: GrantFiled: September 16, 2011Date of Patent: December 10, 2013Assignee: Stats Chippac Ltd.Inventors: DeokKyung Yang, DaeSik Choi
-
Patent number: RE44629Abstract: The present invention involves a method of providing an integrated circuit package having a substrate with a vent opening. The integrated circuit package includes a substrate having an opening and an integrated circuit mounted to the substrate. An underfill material is dispensed between the substrate and the integrated circuit.Type: GrantFiled: November 30, 2004Date of Patent: December 10, 2013Assignee: Intel CorporationInventors: Suresh Ramalingam, Nagesh Vodrahalli, Michael J. Costello, Mun Leong Loke, Ravi V. Mahajan