Using Bonding Technique (epo) Patents (Class 257/E21.567)
E Subclasses
-
Publication number: 20100047968Abstract: The present invention relates to an adhesive sheet for producing a semiconductor device, which is used when a semiconductor element is caused to adhere onto an adherend and the semiconductor element is wire-bonded, in which a lipophilic lamellar clay mineral is contained.Type: ApplicationFiled: December 13, 2007Publication date: February 25, 2010Inventors: Yasuhiro Amano, Yoshio Terada, Naohide Takamoto
-
Patent number: 7666712Abstract: A semiconductor structure comprising a substrate including a first layer comprising a first material having a first modulus of elasticity; a first structure comprising a conductor and formed within the substrate, the first structure having an upper surface; and a stress diverting structure proximate the first structure and within the first layer, the stress diverting structure providing a low mechanical stress region at the upper surface of the first structure when a physical load is applied to the first structure, wherein said low mechanical stress region comprises stress values below the stress values in areas not protected by the stress diverting structure. The stress diverting structure comprises a second material having a second modulus of elasticity less than the first modulus of elasticity, the second material selectively formed over the upper surface of the first structure for diverting mechanical stress created by the physical load applied to the first structure.Type: GrantFiled: June 5, 2008Date of Patent: February 23, 2010Assignee: International Business Machines CorporationInventors: Elie Awad, Mariette A. Awad, Kai D. Feng
-
Publication number: 20100035405Abstract: A method for mounting a thinned semiconductor wafer on a carrier substrate for further processing is disclosed. The method consists of a series of steps, which is based on providing a frame with a double-side tape to mount the thinned wafer on the carrier substrate. The frame is used to support the double-side tape and can be designed to fit the conventional production line for holding, picking and transferring wafers. The carrier substrate can be a sapphire substrate, a quartz substrate or other substrates that can sustain further processing, such as thermal treatments and/or chemical etchings. The method of the present invention not only prevents possible damages to the highly brittle chip after wafer thinning, but also fits the conventional production line for processing semiconductor wafers.Type: ApplicationFiled: August 7, 2008Publication date: February 11, 2010Applicant: WIN Semiconductors Corp.Inventors: Jason Chou, Chang-Hwang Hua, Ping-Wei Chen, Sen Yang
-
Publication number: 20100026779Abstract: A novel semiconductor article manufacturing method and the like are provided. A method of manufacturing a semiconductor article having a compound semiconductor multilayer film formed on a semiconductor substrate includes: preparing a member including an etching sacrificial layer (1010), a compound semiconductor multilayer film (1020), an insulating film (2010), and a semiconductor substrate (2000) on a compound semiconductor substrate (1000), and having a first groove (2005) which passes through the semiconductor substrate and the insulating film, and a semiconductor substrate groove (1025) which is a second groove provided in the compound semiconductor multilayer film so as to be connected to the first groove, and bringing an etchant into contact with the etching sacrificial layer through the first groove and then the second groove and etching the etching sacrificial layer to separate the compound semiconductor substrate from the member.Type: ApplicationFiled: October 25, 2007Publication date: February 4, 2010Applicant: CANON KABUSHIKI KAISHAInventors: Takao Yonehara, Kenji Yamagata, Yoshinobu Sekiguchi, Kojiro Nishi
-
Patent number: 7646038Abstract: An efficient method of fabricating a high-quality heteroepitaxial microstructure having a smooth surface. The method includes detaching a layer from a base structure to provide a carrier substrate having a detached surface, and then forming a heteroepitaxial microstructure on the detached surface of the carrier substrate by depositing an epitaxial layer on the detached surface of a carrier substrate. Also included is a heteroepitaxial microstructure fabricated from such method.Type: GrantFiled: September 10, 2007Date of Patent: January 12, 2010Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Bruce Faure, Fabrice Letertre, Bruno Ghyselen
-
Patent number: 7645682Abstract: The invention relates to improvements in a method for molecularly bonding first and second substrates together by placing them in surface to surface contact. The improvement includes, prior to placing the substrates in contact, cleaning the surface of one or both of the substrates in a manner to provide a cleaned surface that is slightly roughened compared to a conventionally polished surface, and heating at least one or both of the substrates prior to placing the substrates in contact while retaining the heating at least until the substrates are in surface to surface contact.Type: GrantFiled: October 16, 2007Date of Patent: January 12, 2010Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Sebastien Kerdiles, Willy Michel, Walter Schwarzenbach, Daniel Delprat
-
Patent number: 7645684Abstract: A method of producing a substrate that has a transfer crystalline layer transferred from a donor wafer onto a support. The transfer layer can include one or more foreign species to modify its properties. In the preferred embodiment an atomic species is implanted into a zone of the donor wafer that is substantially free of foreign species to form an embrittlement or weakened zone below a bonding face thereof, with the weakened zone and the bonding face delimiting a transfer layer to be transferred. The donor wafer is preferably then bonded at the level of its bonding face to a support. Stresses are then preferably applied to produce a cleavage in the region of the weakened zone to obtain a substrate that includes the support and the transfer layer. Foreign species are preferably diffused into the thickness of the transfer layer prior to implantation or after cleavage to modify the properties of the transfer layer, preferably its electrical or optical properties.Type: GrantFiled: June 16, 2008Date of Patent: January 12, 2010Assignees: S.O.I.Tec Silicon on Insulator Technologies, Commissariat a l'Energie AtomiqueInventors: Fabrice Letertre, Yves Mathieu Le Vaillant, Eric Jalaguier
-
Publication number: 20100003803Abstract: According to the present invention, there is provided a manufacturing method of a strained Si substrate including at least steps of: forming a lattice-relaxed SiGe layer on a silicon single crystal substrate; flattening a surface of the SiGe layer by CMP; and forming a strained Si layer on the surface of the flattened SiGe layer, wherein the method comprises steps of: subjecting the surface of the SiGe layer to SC1 cleaning, before forming the strained Si layer on the lattice-relaxed SiGe layer surface that is flattened; heat-treating the substrate having the SiGe layer after being subjected to SC1 cleaning in a hydrogen-containing atmosphere at 800° C. or higher; immediately forming a protective Si layer on the SiGe layer surface on the heat-treated substrate, without lowering the temperature below 800° C. after the heat treatment; and forming the strained Si layer on the surface of the protective Si layer at a temperature lower than the temperature of forming the protective Si layer.Type: ApplicationFiled: November 29, 2007Publication date: January 7, 2010Applicant: SHIN-ETSU HANDOTAI CO., LTD.Inventors: Satoshi Oka, Nobuhiko Noto
-
Publication number: 20090321829Abstract: In preferred embodiments, the invention provides substrates that include a support, a first insulating layer arranged on the support, a non-mono-crystalline semi-conducting layer arranged on the first insulating layer, a second insulating layer arranged on the non-mono-crystalline semi-conducting layer; and top layer disposed on the second insulating layer. Additionally, a first gate electrode can be formed on the top layer and a second gate electrode can be formed in the non-mono-crystalline semi-conducting layer. The invention also provides methods for manufacture of such substrates.Type: ApplicationFiled: May 21, 2009Publication date: December 31, 2009Inventors: Bich-Yen Nguyen, Carlos Mazure
-
Publication number: 20090325362Abstract: A method for forming a semiconductor structure that includes a thin layer of semiconductor material on a receiver wafer is disclosed. The method includes removing a thickness of material from a donor wafer, which comprises a support substrate and an epitaxial layer, for surface preparation and transferring a portion of the epitaxial layer from the donor wafer to the receiver wafer. The thickness removed during the surface preparation is adapted to enable formation of a new semiconductor structure from the remaining epitaxial portion of the donor wafer.Type: ApplicationFiled: July 15, 2009Publication date: December 31, 2009Inventors: Nabil Chhaimi, Eric Guiot, Patrick Reynaud, Bruno Ghyselen, Cécile Aulnette, Bénédicte Osternaud, Takeshi Akatsu, Bruce Faure
-
Publication number: 20090325343Abstract: A method of forming a bonded semiconductor structure circuit includes providing a support substrate which carries a first semiconductor circuit and providing a first interconnect region carried by the support substrate. The method includes providing a bonded semiconductor substrate which is bonded to the first interconnect region through a bonding interface and forming a second semiconductor circuit which is carried by the first bonded semiconductor substrate.Type: ApplicationFiled: May 29, 2009Publication date: December 31, 2009Inventor: Sang-Yun Lee
-
Patent number: 7638408Abstract: A plurality of rectangular single crystal semiconductor substrates are prepared. Each of the single crystal semiconductor substrates is doped with hydrogen ions and a damaged region is formed at a desired depth, and a bonding layer is formed on a surface thereof. The plurality of single crystal substrates with the damaged regions formed therein and the bonding layers formed thereover are arranged on a tray. Depression portions for holding the single crystal semiconductor substrates are formed in the tray. With the single crystal semiconductor substrates arranged on the tray, the plurality of single crystal semiconductor substrates with the damaged regions formed therein and the bonding layers formed thereover are bonded to a base substrate. By performing heat treatment and dividing the single crystal semiconductor substrates along the damaged regions, the plurality of single crystal semiconductor layers that are sliced are formed over the base substrate.Type: GrantFiled: September 17, 2008Date of Patent: December 29, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Makoto Furuno
-
Publication number: 20090309190Abstract: A semiconductor product comprises an insulator layer and a SOI (Silicon On Insulator) layer on the insulator layer, wherein the SOI layer contains implanted Germanium (Ge) at or near the interface with the insulator layer so as to form gettering sites. The semiconductor product can be manufactured by ion implanting Germanium (Ge) into silicon material and bonding the silicon material onto a handle so as to form a SOI substrate.Type: ApplicationFiled: May 11, 2007Publication date: December 17, 2009Inventors: William Andrew Nevin, Alexander Holke
-
Publication number: 20090311818Abstract: An anodic bonding apparatus includes a first electrode and a second electrode. The first electrode has a first surface, and the second electrode has a second surface facing the first surface. The first surface includes a first central area; a first substrate placing area for placing a laminated substrate; and a first peripheral area surrounding the first substrate placing area. The second surface includes a second central area corresponding to the first central area; a second substrate placing area surrounding the second central area; and a second peripheral area corresponding to the first peripheral area and surrounding the second substrate placing area. Further, the second electrode includes a curved portion curved toward the first electrode, so that a distance between the first central area and the second central area becomes smaller than a distance between the first peripheral area and the second peripheral area.Type: ApplicationFiled: August 20, 2009Publication date: December 17, 2009Inventor: Shinichi SUEYOSHI
-
Patent number: 7629649Abstract: Methods and materials for silicon on insulator wafer production in which the doping concentration in a handle wafer is sufficiently high to inhibit dopant from diffusing from the bond wafer during or after bonding to the handle wafer.Type: GrantFiled: May 9, 2006Date of Patent: December 8, 2009Assignee: Atmel CorporationInventors: Gayle W. Miller, Thomas S. Moss, Mark A. Good
-
Patent number: 7622367Abstract: The invention provides methods and devices for fabricating printable semiconductor elements and assembling printable semiconductor elements onto substrate surfaces. Methods, devices and device components of the present invention are capable of generating a wide range of flexible electronic and optoelectronic devices and arrays of devices on substrates comprising polymeric materials. The present invention also provides stretchable semiconductor structures and stretchable electronic devices capable of good performance in stretched configurations.Type: GrantFiled: June 2, 2005Date of Patent: November 24, 2009Assignee: The Board of Trustees of the University of IllinoisInventors: Ralph G. Nuzzo, John A. Rogers, Etienne Menard, Keon Jae Lee, Dahl-Young Khang, Yugang Sun, Matthew Meitl, Zhengtao Zhu
-
Publication number: 20090286382Abstract: A method of wafer or substrate bonding a substrate made of a semiconductor material with a substrate made from a metallic material is disclosed. The method allows the bonding of the two substrates together without the use of any intermediate joining gluing, or solder layer(s) between the two substrates. The method allows the moderate or low temperature bonding of the metal and semiconductor substrates, combined with methods to modify the materials so as to enable low electrical resistance interfaces to be realized between the bonded substrates, and also combined with methods to obtain a low thermal resistance interface between the bonded substrates, thereby enabling various useful improvements for fabrication, packaging and manufacturing of semiconductor devices and systems.Type: ApplicationFiled: September 22, 2008Publication date: November 19, 2009Applicant: Corporation for National Research InitiativesInventor: Michael A. Huff
-
Patent number: 7615468Abstract: A method for making substrates for use in optics, electronics, or opto-electronics. The method may include transferring a seed layer onto a receiving support and depositing a useful layer onto the seed layer. The thermal expansion coefficient of the receiving support may be identical to or slightly larger than the thermal expansion coefficient of the useful layer and the thermal expansion coefficient of the seed layer may be substantially equal to the thermal expansion coefficient of the receiving support. Preferably, the nucleation layer and the intermediate support have substantially the same chemical composition.Type: GrantFiled: August 17, 2007Date of Patent: November 10, 2009Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Alice Boussagol, Bruce Faure, Bruno Ghyselen, Fabrice Letertre, Olivier Rayssac, Pierre Rayssac, legal representative, Gisèle Rayssac, legal representative
-
Patent number: 7615464Abstract: A method for minimizing or avoiding contamination of a receiving handle wafer during transfer of a thin layer from a donor wafer. This method includes one step of providing a donor wafer and a receiving handle wafer, each having a first surface prepared for bonding and a second surface, with the donor layer including a zone of weakness that defines a thin layer of donor wafer material to be transferred to the receiving handle wafer. Next, at least one of the first surfaces is treated to provide increased bonding energy when the first surfaces are bonded together; the surfaces are then bonded together to form an intermediate multilayer structure; and the thin layer is transferred to the receiving handle wafer to form a final multilayer structure by detachment at the zone of weakness and removal of remaining material of the donor wafer.Type: GrantFiled: May 25, 2005Date of Patent: November 10, 2009Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Sébastien Kerdiles, Christophe Maleville, Fabrice Letertre, Olivier Rayssac
-
Patent number: 7608476Abstract: A technique for high-resolution surface energy assisted patterning of semiconductor active layer islands on top of an array of predefined source-drain electrodes without requiring an additional process step for surface energy patterning.Type: GrantFiled: May 16, 2005Date of Patent: October 27, 2009Assignee: Plastic Logic LimitedInventors: Catherine Mary Ramsdale, Henning Sirringhaus, Timothy Allan Von Werne
-
Publication number: 20090263953Abstract: A method for bonding at low or room temperature includes steps of surface cleaning and activation by cleaning or etching. The method may also include removing by-products of interface polymerization to prevent a reverse polymerization reaction to allow room temperature chemical bonding of materials such as silicon, silicon nitride and SiO2. The surfaces to be bonded are polished to a high degree of smoothness and planarity. VSE may use reactive ion etching or wet etching to slightly etch the surfaces being bonded. The surface roughness and planarity are not degraded and may be enhanced by the VSE process. The etched surfaces may be rinsed in solutions such as ammonium hydroxide or ammonium fluoride to promote the formation of desired bonding species on the surfaces.Type: ApplicationFiled: June 29, 2009Publication date: October 22, 2009Applicant: Ziptronix, Inc.Inventors: Qin-Yi Tong, Gaius Gillman Fountain, JR., Paul M. Enquist
-
Patent number: 7605054Abstract: A method for forming a device wafer with a recyclable support by providing a wafer having first and second surfaces, with at least the first surface of the wafer comprising a semiconductor material that is suitable for receiving or forming electronic devices thereon, providing a supporting substrate having upper and lower surfaces, and providing the second surface of the wafer or the upper surface of the supporting substrate with void features in an amount sufficient to enable a connecting bond therebetween to form a construct wherein the bond is formed at an interface between the wafer and the substrate and is suitable to maintain the wafer and supporting substrate in association while forming or applying electronic devices to the first surface of the wafer, but which connecting bond is severable at the interface due to the void features to separate the substrate from the wafer so that the substrate can be reused.Type: GrantFiled: April 18, 2007Date of Patent: October 20, 2009Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventor: George K. Celler
-
Patent number: 7601611Abstract: A method of fabricating a structure that includes at least one semiconductor material for applications in microelectronics, optoelectronics or optics. The method includes transferring, onto a support made of a first material, a thin monocrystalline layer made of a second material that differs from the first material, and performing a predetermined heat treatment carrying out at least one strengthening step on a bonding interface between the thin layer and the support. The thickness of the thin layer is selected as a function of the difference between the coefficients of thermal expansion of the first and second materials and as a function of parameters of predetermined heat treatment, such that the stresses exerted by the heat treatment on the assembly of the support and the transferred thin layer leaves the assembly intact. The method further includes depositing an additional thickness of the second material in the monocrystalline state on the thin layer to thicken it.Type: GrantFiled: June 7, 2005Date of Patent: October 13, 2009Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Ian Cayrefourcq, Fabrice Letertre, Bruno Ghyselen
-
Patent number: 7601651Abstract: A method of forming a layer on a substrate in a chamber, wherein the substrate has at least one formed feature across its surface, is provided. The method includes exposing the substrate to a silicon-containing precursor in the presence of a plasma to deposit a layer, treating the deposited layer with a plasma, and repeating the exposing and treating until a desired thickness of the layer is obtained. The plasma may be generated from an oxygen-containing gas.Type: GrantFiled: January 30, 2007Date of Patent: October 13, 2009Assignee: Applied Materials, Inc.Inventors: Mihaela Balseanu, Meiyee Shek, Li-Qun Xia, Hichem M'Saad
-
Publication number: 20090246933Abstract: A method of producing a strained layer on a substrate includes assembling a layer with a first structure or first means of straining including at least one substrate or one layer capable of being deformed within a plane thereof under the influence of an electric or magnetic field or a photon flux. The layer is strained by modifying the electric or magnetic field or the photon flux. The strained layer is assembled with a transfer substrate and all or part of the first straining structure is removed.Type: ApplicationFiled: March 24, 2009Publication date: October 1, 2009Inventors: Chrystel DEGUET, Frank FOURNEL
-
Patent number: 7595545Abstract: An anodic bonding apparatus includes a first electrode and a second electrode. The first electrode has a first surface, and the second electrode has a second surface facing the first surface. The first surface includes a first central area; a first substrate placing area for placing a laminated substrate; and a first peripheral area surrounding the first substrate placing area. The second surface includes a second central area corresponding to the first central area; a second substrate placing area surrounding the second central area; and a second peripheral area corresponding to the first peripheral area and surrounding the second substrate placing area. Further, the second electrode includes a curved portion curved toward the first electrode, so that a distance between the first central area and the second central area becomes smaller than a distance between the first peripheral area and the second peripheral area.Type: GrantFiled: March 15, 2006Date of Patent: September 29, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Shinichi Sueyoshi
-
Patent number: 7585749Abstract: A method for making a structure which may have at least one layer on a supporting substrate. The method includes at least the steps for forming from the supporting substrate an intermediate structure which may have an amorphous layer, a first crystalline layer containing point defects and, a second crystalline layer located immediately underneath the amorphous layer and in the lower portion of the intermediate structure. The method may also include bonding a receiving substrate on the upper face of the intermediate structure and removing the layer of the intermediate structure in which point defects have formed so that amorphous layer forms the upper layer of the intermediate structure. A structure made by such a method may comprise at least one thin layer of an amorphous material on a supporting substrate. The structure may comprise a receiving substrate, a central crystalline layer and an amorphous layer, all of which may lack any EOR type point defect.Type: GrantFiled: August 14, 2006Date of Patent: September 8, 2009Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventor: Xavier Hebras
-
Patent number: 7585748Abstract: The invention relates to a process for manufacturing a multilayer structure made from semiconducting materials that include an active layer, a support layer and an electrically insulating layer between the active layer and the support layer. The process includes the step of modifying the density of carrier traps or the electrical charge within the electrically insulating layer in order to minimize electrical losses in the structure support layer.Type: GrantFiled: March 24, 2006Date of Patent: September 8, 2009Assignees: S.O.I.Tec Silicon on Insulator Technologies, Université Catholique de LouvainInventors: Jean-Pierre Raskin, Dimitri Lederer, François Brunier
-
Patent number: 7579229Abstract: In order to provide a semiconductor device having a field effect transistor with a low power consumption and a high speed by use of the combination of Si and an element such as Ge, C or the like of the same group as Si, a strain is applied by a strain applying semiconductor layer 2 to a channel forming layer I having a channel of the field effect transistor formed therein so that the mobility of carriers in the channel is made larger than the mobility of carriers in that material of the channel forming layer which is unstrained.Type: GrantFiled: January 22, 2008Date of Patent: August 25, 2009Assignee: Renesas Technology Corp.Inventors: Nobuyuki Sugii, Kiyokazu Nakagawa, Shinya Yamaguchi, Masanobu Miyao
-
Patent number: 7578891Abstract: An adhesive bonding sheet having an optically transmitting supporting substrate and an adhesive bonding layer, and being used in both a dicing step and a semiconductor element adhesion step, wherein the adhesive bonding layer comprises: a polymer component (A) having a weight average molecular weight of 100,000 or more including functional groups; an epoxy resin (B); a phenolic epoxy resin curing agent (C); a photoreactive monomer (D), wherein the Tg of the cured material obtained by ultraviolet light irradiation is 250° C. or more; and a photoinitiator (E) which generates a base and a radical by irradiation with ultraviolet light of wavelength 200-450 nm.Type: GrantFiled: May 17, 2005Date of Patent: August 25, 2009Assignee: Hitachi Chemical Company, Ltd.Inventors: Keisuke Ookubo, Teiichi Inada
-
Patent number: 7575983Abstract: A method for fabricating a device with flexible substrate includes providing a rigid substrate. Then, a flexible substrate layer is directly formed on the rigid substrate, wherein the flexible substrate layer fully contacts the rigid substrate and a contact interface is formed. A device structure is formed on the flexible substrate layer. Alternatively, an interfacing layer can be formed on the rigid substrate and then the flexible substrate layer is directly formed on the interfacing layer. Thus, the flexible substrate layer can be stripped from the rigid substrate under a condition substantially without stress.Type: GrantFiled: October 19, 2005Date of Patent: August 18, 2009Assignee: Industrial Technology Research InstituteInventors: Tarng-Shiang Hu, Jing-Yi Yan, Jia-Chong Ho, Cheng-Chung Lee
-
Patent number: 7550369Abstract: The present invention provides a method for forming low-defect density changed-orientation Si by amorphization/templated recrystallization (ATR) processes in which regions of Si having a first crystal orientation are amorphized by ion implantation and then recrystallized into the orientation of a template layer having a different orientation. More generally, the invention relates to the high temperature annealing conditions needed to eliminate the defects remaining in Si-containing single crystal semiconductor materials formed by ion-implant-induced amorphization and templated recrystallization from a layer whose orientation may be the same or different from the amorphous layer's original orientation. The key component of the inventive method is a thermal treatment for minutes to hours in the temperature range 1250-1330° C. to remove the defects remaining after the initial recrystallization anneal.Type: GrantFiled: October 17, 2007Date of Patent: June 23, 2009Assignee: International Business Machines CorporationInventors: Joel Pereira de Souza, Keith Edward Fogel, John Albrecht Ott, Devendra Kumar Sadana, Katherine Lynn Saenger
-
Patent number: 7550365Abstract: An electrical device includes an interconnect and a pair substrates at least one of which includes an integrated circuit, the pair of substrates being bonded together by a bond that includes a structure having multiple widths and a composition that is selected from the group consisting of a graded material and a first material upon a second material.Type: GrantFiled: January 27, 2005Date of Patent: June 23, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: Timothy R. Emery, William J. Edwards, Donald W. Schulte
-
Patent number: 7541261Abstract: An electronic apparatus uses a single crystalline silicon substrate disposed adjacent to a flexible substrate. The electronic apparatus may be a flexible flat panel display, or a flexible printed circuit board. The flexible substrate can be made from polymer, plastic, paper, flexible glass, and stainless steel. The flexible substrate is bonded to the single crystalline substrate using an ion implantation process. The ion implantation process involves the use of a noble gas such as hydrogen, helium, xenon, and krypton. A plurality of semiconductor devices are formed on the single crystalline silicon substrate. The semiconductor devices may be thin film transistors for the flat panel display, or active and passive components for the electronic device.Type: GrantFiled: November 17, 2004Date of Patent: June 2, 2009Assignee: Arizona Board of RegentsInventors: Terry L. Alford, Douglas C. Thompson, Jr., Hyunchul Kim, Michael A. Nastasi, James W. Mayer, Daniel Adams
-
Patent number: 7531392Abstract: The present invention relates to semiconductor-on-insulator (SOI) substrate structures that contain surface semiconductor regions of different crystal orientations located directly on an insulator layer. The present invention also relates to methods for fabricating such SOI substrate structures, by growing an insulator layer directly on a multi-orientation bulk semiconductor substrate that comprises surface semiconductor regions of different crystal orientations located directly on a semiconductor base layer, and removing the semiconductor base layer, thereby forming a multi-orientation SOI substrate structure that comprises surface semiconductor regions of different crystal orientations located directly on the insulator layer.Type: GrantFiled: February 27, 2006Date of Patent: May 12, 2009Assignee: International Business Machines CorporationInventors: John J. Ellis-Monaghan, Mark D. Jaffe
-
Patent number: 7531426Abstract: At temperatures near, and above, 385° C., gold can diffuse into silicon and into some contact materials. Gold, however, is an excellent material because it is corrosion resistant, electrically conductive, and highly reliable. Using an adhesion layer and removing gold from the contact area above and around a contact allows a Micro-Electro-Mechanical Systems device or semiconductor to be subjected to temperatures above 385° C. without risking gold diffusion. Removing the risk of gold diffusion allows further elevated temperature processing. Bonding a device substrate to a carrier substrate can be an elevated temperature process.Type: GrantFiled: August 19, 2005Date of Patent: May 12, 2009Assignee: Honeywell International Inc.Inventor: Richard A. Davis
-
Patent number: 7528050Abstract: The present invention provides a semiconductor structure that includes a high performance field effect transistor (FET) on a semiconductor-on-insulator (SOI) in which the insulator thereof is a stress-inducing material of a preselected geometry. Such a structure achieves performance enhancement from uniaxial stress, and the stress in the channel is not dependent on the layout design of the local contacts. In broad terms, the present invention relates to a semiconductor structure that comprises an upper semiconductor layer and a bottom semiconductor layer, wherein said upper semiconductor layer is separated from said bottom semiconductor layer in at least one region by a stress-inducing insulator having a preselected geometric shape, said stress-inducing insulator exerting a strain on the upper semiconductor layer.Type: GrantFiled: May 5, 2008Date of Patent: May 5, 2009Assignee: International Business Machines CorporationInventors: Judson R. Holt, Qiqing C. Ouyang
-
Publication number: 20090104752Abstract: The present invention relates to a method for producing an SOI wafer, having at least a step of a bonding heat treatment for increasing bonding strength by heat-treating a bonded wafer obtained by bonding a base wafer and a bond wafer, in which argon is ion-implanted from a surface of either the base wafer or the bond wafer at a dosage of 1×1015 atoms/cm2 or more at least before the bonding step, the surface ion-implanted with argon is used as a bonding surface in the bonding step, and an increase rate of temperature to a treatment temperature of the bonding heat treatment is 5° C./minute or higher. Thus the present invention provides a method for producing an SOI wafer facilitating the efficient production of an SOI wafer having in the neighborhood of a buried insulator layer thereof a polycrystalline silicon layer uniform in thickness introduced and having high gettering ability toward metal contaminations in the SOI layer by a simple and low-cost method.Type: ApplicationFiled: April 16, 2007Publication date: April 23, 2009Inventors: Kazuhiko Yoshida, Masao Matsumine, Hiroshi Takeno
-
Publication number: 20090096054Abstract: A semiconductor device including a semiconductor substrate is provided. The semiconductor substrate includes a substrate having an insulating surface, and a plurality of stacks over the substrate having an insulating surface. Each of the plurality of stacks includes a bonding layer over the substrate having an insulating surface, an insulating layer over the bonding layer, and a single crystal semiconductor layer over the insulating layer. The substrate having an insulating surface has a depression, and the depression is provided between one of the plurality of stacks and another adjacent one of the plurality of stacks.Type: ApplicationFiled: September 25, 2008Publication date: April 16, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei YAMAZAKI, Junichi KOEZUKA, Tetsuya KAKEHATA
-
Publication number: 20090098704Abstract: A method is demonstrated to manufacture SOI substrates with high throughput while resources can be effectively used. The present invention is characterized by the feature in which the following process A and process B are repeated. The process A includes irradiation of a surface of a semiconductor wafer with cluster ions to form a separation layer in the semiconductor wafer. The semiconductor wafer and a substrate having an insulating surface are then overlapped with each other and bonded, which is followed by thermal treatment to separate the semiconductor wafer at or around the separation layer. A separation wafer and an SOI substrate which has a crystalline semiconductor layer over the substrate having the insulating surface are simultaneously obtained by the process A. The process B includes treatment of the separation wafer for reusing, which allows the separation wafer to be successively subjected to the process A.Type: ApplicationFiled: October 2, 2008Publication date: April 16, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Hideto OHNUMA, Shunpei YAMAZAKI
-
Publication number: 20090081845Abstract: A plurality of rectangular single crystal semiconductor substrates are prepared. Each of the single crystal semiconductor substrates is doped with hydrogen ions and a damaged region is formed at a desired depth, and a bonding layer is formed on a surface thereof. The plurality of single crystal substrates with the damaged regions formed therein and the bonding layers formed thereover are arranged on a tray. Depression portions for holding the single crystal semiconductor substrates are formed in the tray. With the single crystal semiconductor substrates arranged on the tray, the plurality of single crystal semiconductor substrates with the damaged regions formed therein and the bonding layers formed thereover are bonded to a base substrate. By performing heat treatment and dividing the single crystal semiconductor substrates along the damaged regions, the plurality of single crystal semiconductor layers that are sliced are formed over the base substrate.Type: ApplicationFiled: September 17, 2008Publication date: March 26, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei YAMAZAKI, Makoto FURUNO
-
Publication number: 20090079025Abstract: A plurality of single crystal semiconductor substrates having a rectangular shape are disposed on a tray. Depression portions are provided in the tray so that the single crystal semiconductor substrates can fit in. The single crystal semiconductor substrates disposed on the tray are doped with hydrogen ions, so that damaged regions are formed at a desired depth. A bonding layer is formed on surfaces of the single crystal semiconductor substrates. The plurality of single crystal semiconductor substrates in each of which the damaged region is formed and on which the bonding layer is formed are disposed on the tray and bonded to the base substrate.Type: ApplicationFiled: September 17, 2008Publication date: March 26, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Shunpei YAMAZAKI
-
Publication number: 20090079024Abstract: To provide a method for manufacturing a large-area semiconductor device, to provide a method for manufacturing a semiconductor device with high efficiency, and to provide a highly-reliable semiconductor device in the case of using a large-area substrate including an impurity element. A plurality of single crystal semiconductor substrates are concurrently processed to manufacture an SOI substrate, so that an area of a semiconductor device can be increased and a semiconductor device can be manufactured with improved efficiency. In specific, a series of processes is performed using a tray with which a plurality of semiconductor substrates can be concurrently processed. Here, the tray is provided with at least one depression for holding single crystal semiconductor substrates.Type: ApplicationFiled: September 17, 2008Publication date: March 26, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Shunpei YAMAZAKI
-
Publication number: 20090072414Abstract: A bonding method (three-dimensional mounting) of semiconductor substrates is provided to sequentially bond a principal surface of a silicon wafer on which coupling bumps are formed, and a principal surface of the other silicon wafer on which pads are formed, by an adhesive applied to at least one of the principal surfaces. However, there is a problem of poor electrical coupling due to displacement of the bumps and the pads when bonded together. The present invention solves such a problem by conducting temporary positioning of the silicon wafers, adjusting the positions of the coupling bumps and pads while confirming the positions by a method such as x-ray capable of passing through the silicon wafers, and bonding the bumps and the pads together while hardening an interlayer adhesive provided between the principal surfaces of the silicon wafers by thermocompression.Type: ApplicationFiled: August 7, 2008Publication date: March 19, 2009Inventors: Hiroyuki TENMEI, Kunihiko NISHI, Yasuhiro NAKA, Nae HISANO, Hiroaki IKEDA, Masakazu ISHINO
-
Publication number: 20090050941Abstract: A semiconductor device including a plurality of field-effect transistors which are stacked with a planarization layer interposed therebetween over a substrate having an insulating surface, in which semiconductor layers in the plurality of field-effect transistors are separated from semiconductor substrates, and the semiconductor layers are bonded to an insulating layer formed over the substrate having an insulating surface or an insulating layer formed over the planarization layer.Type: ApplicationFiled: August 19, 2008Publication date: February 26, 2009Inventors: Shunpei Yamazaki, Hideto Ohnuma, Tetsuya Kakehata
-
Publication number: 20090042356Abstract: There is provided a peeling method capable of preventing a damage to a layer to be peeled. Thus, not only a layer to be peeled having a small area but also a layer to be peeled having a large area can be peeled over the entire surface at a high yield. Processing for partially reducing contact property between a first material layer (11) and a second material layer (12) (laser light irradiation, pressure application, or the like) is performed before peeling, and then peeling is conducted by physical means. Therefore, sufficient separation can be easily conducted in an inner portion of the second material layer (12) or an interface thereof.Type: ApplicationFiled: January 18, 2008Publication date: February 12, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Toru Takayama, Junya Maruyama, Shunpei Yamazaki
-
Publication number: 20090042364Abstract: The present invention provides a method for manufacturing an SOI wafer in which a thickness of an SOI layer is increased by growing an epitaxial layer on the SOI layer of the SOI wafer having an oxide film and the SOI layer formed on a base wafer, wherein the epitaxial growth is performed in such a manner that a reflectivity of a surface of the SOI wafer on which the epitaxial layer is grown in a wavelength region of a heating light at the start of the epitaxial growth falls within the range of 30% to 80%. As a result, in the method for manufacturing the SOI wafer in which a thickness of the SOI layer is increased by growing the epitaxial layer on the SOI layer of the SOI wafer having the oxide film and the SOI layer formed on the base wafer, a method for manufacturing a high-quality SOI wafer with less slip dislocation and others is provided.Type: ApplicationFiled: January 15, 2007Publication date: February 12, 2009Applicant: Shin-Etsu Handotai Co., Ltd.Inventor: Shinichiro Yagi
-
Patent number: 7489019Abstract: A method for epitaxially forming a first semiconductor structure attached to a second semiconductor structure is provided. Devices and methods described include advantages such as reduced lattice mismatch at an epitaxial interface between two different semiconductor materials. One advantageous application of such an interface includes an electrical-optical communication structure. Methods such as deposition of layers at an elevated temperature provide easy formation of semiconductor structures with a modified lattice constant that permits an improved epitaxial interface.Type: GrantFiled: July 6, 2006Date of Patent: February 10, 2009Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Publication number: 20090023267Abstract: A method for reducing roughness of an exposed surface of an insulator layer on a substrate, by depositing an insulator layer on a substrate wherein the insulator layer includes an exposed rough surface opposite the substrate, and then smoothing the exposed rough surface of the insulator layer by exposure to a gas plasma in a chamber. The chamber contains therein a gas at a pressure of greater than 0.25 Pa but less than 30 Pa, and the gas plasma is created using a radiofrequency generator applying to the insulator layer a power density greater than 0.6 W/cm2 but less than 10 W/cm2 for at least 10 seconds to less than 200 seconds. Substrate bonding and layer transfer may be carried out subsequently to transfer the thin layer of substrate and the insulator layer to a second substrate.Type: ApplicationFiled: September 19, 2008Publication date: January 22, 2009Inventors: Nicolas Daval, Sebastien Kerdiles, Cecile Aulnette
-
Patent number: 7473616Abstract: A method for forming a composite substrate structure. The method includes providing a first substrate, the first substrate having a surface region and a backside region, providing a handling substrate, the handling substrate having a bonding surface and a handling surface, and activating at least one of the surface region of the first substrate and the bonding surface of the handling substrate using a surface activation process. The method also includes thereafter contacting the surface region of the first substrate to the bonding surface of the handling substrate to form a composite substrate structure, and thereafter applying a voltage to the backside region and the handling surface of the composite substrate structure. In one embodiment, the step of activating at least one of the surface region of the first substrate and the bonding surface of the handling substrate is performed in a plasma activation chamber.Type: GrantFiled: December 23, 2004Date of Patent: January 6, 2009Assignee: Miradia, Inc.Inventor: Xiao Yang