Using Bonding Technique (epo) Patents (Class 257/E21.567)
E Subclasses
-
Publication number: 20120193773Abstract: A process for increasing the adhesion of a polymeric material to a metal surface, the process comprising contacting the metal surface with an adhesion promoting composition comprising: 1) an oxidizer; 2) an inorganic acid; 3) a corrosion inhibitor; and 4) an organic phosphonate; and thereafter b) bonding the polymeric material to the metal surface. The organic phosphonate aids in stabilizing the oxidizer and organic components present in the bath and prevents decomposition of the components, thereby increasing the working life of the bath, especially when used with copper alloys having a high iron content.Type: ApplicationFiled: February 1, 2011Publication date: August 2, 2012Inventor: Nilesh Kapadia
-
Publication number: 20120171809Abstract: A method for producing a lamina from a donor body includes implanting the donor body with an ion dosage and heating the donor body to an implant temperature during implanting. The donor body is separably contacted with a susceptor assembly, where the donor body and the susceptor assembly are in direct contact. A lamina is exfoliated from the donor body by applying a thermal profile to the donor body. Implantation and exfoliation conditions may be adjusted in order to maximize the defect-free area of the lamina.Type: ApplicationFiled: December 20, 2011Publication date: July 5, 2012Applicant: TWIN CREEKS TECHNOLOGIES, INC.Inventors: Adam Kell, Robert Clark-Phelps, Joseph D. Gillespie, Gopal Prabhu, Takao Sakase, Theodore H. Smick, Steve Zuniga, Steve Bababyan
-
Patent number: 8212338Abstract: A semiconductor device (having an interlayer insulating film) which is sufficiently low in the dielectric constant and high in the mechanical strength is provided. A manufacturing method of a semiconductor device includes: a step of forming a dielectric thin film in which a plurality of pores are arranged around a skeleton mainly made of a Si—O bond, on a surface of a semiconductor substrate on which a desired element region is formed; a step of applying patterning on a surface of the dielectric thin film through a mask; and a step of bringing a gas containing at least one kind of tetramethylcyclotetrasiloxane (TMCTS), hexamethyldisilazane (HMDS) and trimethylchlorosilane (TMCS) molecules into contact with the patterned surface of the dielectric thin film.Type: GrantFiled: April 14, 2010Date of Patent: July 3, 2012Assignee: ULVACInventors: Yoshiaki Oku, Nobutoshi Fujii, Kazuo Kohmura
-
Patent number: 8211780Abstract: Adhesion defects between a single crystal semiconductor layer and a support substrate are reduced to manufacture an SOI substrate achiving high bonding strength between the single crystal semiconductor layer and the support substrate.Type: GrantFiled: December 1, 2008Date of Patent: July 3, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Publication number: 20120161305Abstract: A method includes depositing a thin film on a first surface of a first substrate and moving a second surface of a second substrate into contact with the thin film such that the thin film is located between the first and second surfaces. The method further includes generating electromagnetic (EM) radiation of a first wavelength, the first wavelength selected such that the thin film absorbs EM radiation at the first wavelength. Additionally, the method includes directing the EM radiation through one of the first and second substrates and onto a region of the thin film until the first and second substrates are fused in the region.Type: ApplicationFiled: December 23, 2010Publication date: June 28, 2012Applicant: MEDTRONIC, INC.Inventors: David A. Ruben, Michael S. Sandlin
-
Publication number: 20120164778Abstract: A method of bonding by molecular bonding between at least one lower wafer and an upper wafer comprises positioning the upper wafer on the lower wafer. In accordance with the invention, a contact force is applied to the peripheral side of at least one of the two wafers in order to initiate a bonding wave between the two wafers.Type: ApplicationFiled: June 11, 2010Publication date: June 28, 2012Applicant: SOITECInventors: Chrystelle Lagahe Blanchard, Marcel Broekaart, Arnaud Castex
-
Publication number: 20120164827Abstract: A through-silicon via fabrication method comprises forming a substrate by bonding the front surface of a silicon plate to a carrier using an adhesive layer therebetween to expose the back surface of the silicon plate. A silicon nitride passivation layer is deposited on the exposed back surface of the silicon plate of the substrate. A plurality of through holes are etched in the silicon plate, the through holes comprising sidewalls and bottom walls. A metallic conductor is deposited in the through holes to form a plurality of through-silicon vias.Type: ApplicationFiled: December 23, 2010Publication date: June 28, 2012Applicant: APPLIED MATERIALS, INC.Inventors: Nagarajan RAJAGOPALAN, Ji Ae PARK, Ryan YAMASE, Shamik PATEL, Thomas NOWAK, Li-Qun XIA, Bok Hoen KIM, Ran DING, Jim BALDINO, Mehul NAIK, Sesh RAMASWAMI
-
Publication number: 20120161292Abstract: A process for assembling a first wafer and a second wafer each bevelled on their peripheries includes excavating the bevelled peripheral part of at least one first side of the first wafer to create a deposit bordering the region excavated in the material of the first wafer. The first side and a second side of the second wafer are then bonded together.Type: ApplicationFiled: December 19, 2011Publication date: June 28, 2012Inventors: Aomar Halimaoui, Marc Zussy
-
Patent number: 8207046Abstract: To prevent bubbles from occurring along a transfer interface, the present method includes the steps of: forming a peeled layer 10 in a transferred member 6 by implanting a peeled-layer forming substance into the transferred member 6; forming a planar surface in the transferred member 6 by planarizing a surface of the transferred member 6; forming a composite including the transferred member 6 and a glass substrate 2 by directly combining the transferred member 6 via the planar surface with a surface of the glass substrate 2; and peeling a part of the transferred member 6 from the composite along the peeled layer 10 serving as an interface by heat-treating the composite.Type: GrantFiled: October 21, 2008Date of Patent: June 26, 2012Assignee: Sharp Kabushiki KaishaInventors: Michiko Takei, Shin Matsumoto, Yasumori Fukushima, Yutaka Takafuji
-
Publication number: 20120153426Abstract: A method of bonding first and second microelectronic elements includes pressing together a first substrate containing active circuit elements therein with a second substrate, with a flowable dielectric material between confronting surfaces of the respective substrates, each of the first and second substrates having a coefficient of thermal expansion less than 10 parts per million/° C., at least one of the confronting surfaces having a plurality of channels extending from an edge of such surface, such that the dielectric material between planes defined by the confronting surfaces is at least substantially free of voids and has a thickness over one micron, and at least some of the dielectric material flows into at least some of the channels.Type: ApplicationFiled: December 16, 2010Publication date: June 21, 2012Applicant: TESSERA RESEARCH LLCInventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Piyush Savalia, Craig Mitchell
-
Publication number: 20120142147Abstract: A wiring board with a built-in electronic component includes a core substrate having a penetrating hole formed in the core substrate, an electronic component accommodated in the penetrating hole in the core substrate, a conductive pattern layer formed on a first surface of the core substrate and including a first conductive pattern and a second conductive pattern, and an interlayer insulation layer formed over the conductive pattern layer and the first surface of the core substrate. The second conductive pattern is formed adjacent to a periphery of the penetrating hole and contoured such that a sheet for positioning the electronic component in the penetrating hole is laminated horizontally with respect to the first surface of the core substrate over the penetrating hole.Type: ApplicationFiled: February 9, 2012Publication date: June 7, 2012Applicant: IBIDEN CO., LTD.Inventors: Shunsuke SAKAI, Kenji Sato, Toshiki Furutani
-
Publication number: 20120138690Abstract: A fabrication method for a device having a body having a cavity of dimensions suitable for receiving a module having a microcircuit, the cavity having a bottom and a peripheral wall surrounding the bottom, the method including a step of putting the module into place in the cavity. More precisely, the method comprises, prior to the step of putting the module into place, a step of depositing an adhesive strip at least on a surface of the module that is designed to face the bottom of the cavity, the adhesive strip being suitable for enabling the module to adhere at least to the bottom of the cavity and for limiting a deformation stroke of the module that could occur under the effect of a mechanical compression force urging the module against the bottom of the cavity.Type: ApplicationFiled: December 5, 2011Publication date: June 7, 2012Applicant: OBERTHUR TECHNOLOGIESInventors: Olivier Bosquet, Jean-Francois Boschet
-
Publication number: 20120133450Abstract: A method of multi-stage substrate etching and a terahertz oscillator manufactured by using the method are provided. The method comprises the steps of forming a first mask pattern on any one surface of a first substrate, forming a hole by etching the first substrate using the first mask pattern as an etching mask, bonding, to the first substrate, a second substrate having the same thickness as a depth to be etched, forming a second mask pattern on the second substrate bonded, forming a hole by etching the second substrate using the second mask pattern as an etching mask, and removing an oxide layer having the etching selectivity between the first substrate and the second substrate.Type: ApplicationFiled: November 29, 2011Publication date: May 31, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chan Wook BAIK, Jong Seok KIM, Seong Chan JUN, Sun Il KIM, Jong Min KIM, Chan Bong JUN, Sang Hun LEE
-
Publication number: 20120126407Abstract: Wafer level chip packages including risers having sloped sidewalls and methods of fabricating such chip packages are disclosed. The inventive wafer level chip packages may advantageously be used in various microelectronic assemblies.Type: ApplicationFiled: January 24, 2012Publication date: May 24, 2012Applicant: TESSERA, INC.Inventors: Teck-Gyu Kang, Belgacem Haba, Guilian Gao
-
Publication number: 20120119258Abstract: InP epitaxial material is directly bonded onto a Silicon-On-Insulator (SOI) wafer having Vertical Outgassing Channels (VOCs) between the bonding surface and the insulator (buried oxide, or BOX) layer. H2O and other molecules near the bonding surface migrate to the closest VOC and are quenched in the buried oxide (BOX) layer quickly by combining with bridging oxygen ions and forming pairs of stable nonbridging hydroxyl groups (Si—OH). Various sizes and spacings of channels are envisioned for various devices.Type: ApplicationFiled: January 27, 2012Publication date: May 17, 2012Applicant: THE REGENTS OF THE UNIVERSITY OF CALIFORNIAInventor: Di Liang
-
Patent number: 8173519Abstract: A method for manufacturing a semiconductor device includes: forming a photocatalytic layer and an organic compound layer in contact with the photocatalytic layer over a substrate having a light transmitting property; forming an element forming layer over the substrate having the light transmitting property with the photocatalytic layer and the organic compound layer in contact with the photocatalytic layer interposed therebetween; and separating the element forming layer from the substrate having the light transmitting property after the photocatalytic layer is irradiated with light through the substrate having the light transmitting property.Type: GrantFiled: February 22, 2007Date of Patent: May 8, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Masafumi Morisue, Yasuhiro Jinbo, Gen Fujii, Hajime Kimura
-
Patent number: 8173496Abstract: A stack including at least an insulating layer, a first electrode, and a first impurity semiconductor layer is provided over a supporting substrate; a first semiconductor layer to which an impurity element imparting one conductivity type is added is formed over the first impurity semiconductor layer; a second semiconductor layer to which an impurity element imparting the one conductivity type is added is formed over the first semiconductor layer under a condition different from that of the first semiconductor layer; crystallinity of the first semiconductor layer and crystallinity of the second semiconductor layer are improved by a solid-phase growth method to form a second impurity semiconductor layer; an impurity element imparting the one conductivity type and an impurity element imparting a conductivity type different from the one conductivity type are added to the second impurity semiconductor layer; and a gate electrode layer is formed via a gate insulating layer.Type: GrantFiled: February 10, 2011Date of Patent: May 8, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Sho Kato, Satoshi Toriumi, Fumito Isaka, Hideto Ohnuma
-
Patent number: 8173518Abstract: Provided is a method of fabricating a semiconductor device. The method includes providing a device substrate having a front side, a back side, and a first edge portion, forming a material layer over a portion of the front side of the device substrate, trimming the first edge portion, removing the material layer, bonding the front side of the device substrate to a carrier substrate, thinning the device substrate from the back side, and trimming a second edge portion of the thinned device substrate.Type: GrantFiled: March 31, 2009Date of Patent: May 8, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Martin Liu, Alex Hsu, Chung-Yi Yu, Chia-Shiung Tsai
-
Publication number: 20120094470Abstract: A method for forming an electronic circuit on a strained semiconductor substrate, including the steps of: forming, on a first surface of a semiconductor substrate, electronic components defining electronic chips to be sawn; and forming at least portions of a layer of a porous semiconductor material on the side of a second surface of the semiconductor substrate, opposite to the first surface, to bend the semiconductor substrate.Type: ApplicationFiled: September 22, 2011Publication date: April 19, 2012Applicant: STMicroelectronics (Crolles 2) SASInventors: Daniel Bensahel, Aomar Halimaoui
-
Publication number: 20120094435Abstract: A method of bonding of germanium to aluminum between two substrates to create a robust electrical and mechanical contact is disclosed. An aluminum-germanium bond has the following unique combination of attributes: (1) it can form a hermetic seal; (2) it can be used to create an electrically conductive path between two substrates; (3) it can be patterned so that this conduction path is localized; (4) the bond can be made with the aluminum that is available as standard foundry CMOS process. This has the significant advantage of allowing for wafer-level bonding or packaging without the addition of any additional process layers to the CMOS wafer.Type: ApplicationFiled: December 21, 2011Publication date: April 19, 2012Applicant: Invensense Inc.Inventors: Steven S. Nasiri, Anthony Francis Flannery, JR.
-
Publication number: 20120088352Abstract: The invention relates to a process for producing a bond between a first and a second substrate. The process includes preparing surfaces of the substrates to be assembled, and attaching the surfaces to form an assembly of these two surfaces, by direct molecular bonding. The assembly is then heat treated, which includes maintaining the temperature within the range of 50° C. to 100° C. for at least one hour.Type: ApplicationFiled: October 14, 2011Publication date: April 12, 2012Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUEInventors: Rémi Beneyton, Hubert Moriceau, Frank Fournel, François Rieutord, Yannick Le Tiec
-
Publication number: 20120074417Abstract: A method of bonding wafers with an aluminum-germanium bond includes forming an aluminum layer on a first wafer, and a germanium layer on a second wafer, and implanting the germanium layer with non-germanium atoms prior to forming a eutectic bond at the aluminum-germanium interface. The wafers are aligned to a desired orientation and the two layers are held in contact with one another. The aluminum-germanium interface is heated to a temperature that allows the interface of the layers to melt, thus forming a bond. A portions of the germanium layer may be removed from the second wafer to allow infrared radiation to pass through the second wafer to facilitate wafer alignment.Type: ApplicationFiled: September 29, 2010Publication date: March 29, 2012Applicant: ANALOG DEVICES, INC.Inventors: Thomas Kieran Nunan, Changhan Yun, Christine H. Tsau
-
Publication number: 20120070958Abstract: In a method of manufacturing a semiconductor device of an embodiment, at room temperature, a first substrate including a semiconductor laminate body is adhered to a second substrate with a smaller thermal expansion coefficient than that of the first substrate. Then, the first substrate and the second substrate are heated with the first substrate heated at a temperature higher than that of the second substrate. Thus the first substrate and the second substrate are bonded together. The first substrate is either a sapphire substrate including a nitride-based semiconductor layer, or a GaAs substrate including a phosphorus-based semiconductor layer. The second substrate is a silicon substrate, a GaAs substrate, a Ge substrate, or a metal substrate.Type: ApplicationFiled: September 21, 2011Publication date: March 22, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazuyoshi Furukawa, Yoshinori Natsume, Yasuhiko Akaike, Shinji Nunotani, Wakana Nishiwaki, Masaaki Ogawa, Toru Kita, Hidefumi Yasuda
-
Patent number: 8138063Abstract: An object of the present invention is to provide a semiconductor device having a structure which can realize not only suppressing a punch-through current but also reusing a silicon wafer which is used for bonding, in manufacturing a semiconductor device using an SOI technique, and a manufacturing method thereof. The semiconductor device can suppress the punch-through current by forming a semiconductor film in which an impurity imparting a conductivity type opposite to that of a source region and a drain region is implanted over a substrate having an insulating surface, and forming a channel formation region using a semiconductor film of stacked layers obtained by bonding a single crystal semiconductor film to the semiconductor film by an SOI technique.Type: GrantFiled: July 15, 2008Date of Patent: March 20, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hiromichi Godo
-
Publication number: 20120061686Abstract: A silicon carbide substrate allowing reduction in cost for manufacturing a semiconductor device including a silicon carbide substrate includes a base substrate composed of silicon carbide and an SiC layer composed of single crystal silicon carbide different from the base substrate and arranged on the base substrate in contact therewith. Thus, the silicon carbide substrate 1 is a silicon carbide substrate capable of making effective use of silicon carbide single crystal.Type: ApplicationFiled: April 27, 2010Publication date: March 15, 2012Applicant: Sumitomo Electric Industries, Ltd.Inventors: Taro Nishiguchi, Makoto Sasaki, Shin Harada, Shinsuke Fujiwara, Yasuo Namikawa
-
Publication number: 20120048596Abstract: A method for making a structure for thermal management of circuit devices. The method provides a first substrate and a second substrate where at least one of the first and second substrates includes a circuit element. The method forms in at least one of the first substrate and the second substrate an entrance through-hole extending through a thickness of the first substrate or the second substrate, forms in at least one of the first substrate and the second substrate an exit through-hole extending through a thickness of the first substrate or the second substrate, forms respective bonding elements on at least one of the first and second substrates, and bonds the first and second substrates at the respective bonding elements to form a seal between the first and second substrates and to form a first coolant channel in between the first and second substrates.Type: ApplicationFiled: September 21, 2011Publication date: March 1, 2012Applicant: Research Triangle InstituteInventors: Philip GARROU, Charles Kenneth Williams, Christopher A. Bower
-
Patent number: 8110478Abstract: If the size of a single crystal silicon layer attached is not appropriate, even when a large glass substrate is used, the number of panels to be obtained cannot be maximized. Therefore, in the present invention, a substantially quadrangular single crystal semiconductor substrate is formed from a substantially circular single crystal semiconductor wafer, and a damaged layer is formed by irradiation with an ion beam into the single crystal semiconductor substrate. A plurality of the single crystal semiconductor substrates are arranged so as to be separated from each other over one surface of a supporting substrate. By thermal treatment, a crack is generated in the damaged layer and the single crystal semiconductor substrate is separated while a single semiconductor layer is left over the supporting substrate. After that, one or a plurality of display panels is manufactured from the single crystal semiconductor layer bonded to the supporting substrate.Type: GrantFiled: October 17, 2008Date of Patent: February 7, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideto Ohnuma, Jun Koyama
-
Publication number: 20120028439Abstract: A method for manufacturing a silicon-on-insulator structure including a substrate wafer, an active wafer, and an oxide layer between the substrate wafer and the active wafer. The method includes the steps of heat treating the structure, trapezoid grinding edges of the wafer, and grinding a surface of the wafer.Type: ApplicationFiled: July 30, 2010Publication date: February 2, 2012Applicant: MEMC ELECTRONIC MATERIALS, INC.Inventors: Guoqiang David Zhang, Roland R. Vandamme
-
Publication number: 20120025208Abstract: A method for manufacturing a silicon carbide substrate includes the steps of: preparing a base substrate made of silicon carbide and a SiC substrate made of single-crystal silicon carbide; forming a Si film made of silicon on a main surface of the base substrate; fabricating a stacked substrate by placing the SiC substrate on and in contact with the Si film; and connecting the base substrate and the SiC substrate to each other by heating the stacked substrate to convert, into silicon carbide, at least a region making contact with the base substrate and a region making contact with the SiC substrate in the Si film.Type: ApplicationFiled: September 29, 2010Publication date: February 2, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Taro Nishiguchi, Takeyoshi Masuda, Makoto Sasaki, Shin Harada, Yasuo Namikawa, Shinsuke Fujiwara
-
Publication number: 20120025341Abstract: An assembly includes a first packaged device that contains a first image sensor having first fiducial marks thereon. On a portion of the first packaged device at a predetermined location relative to the first fiducial marks is adhesive, and a first connection body is fixed within the adhesive and registered at the predetermined location relative to the first fiducial marks. The first connection body is mated into the first counter hole formed in a plate at a predetermined location.Type: ApplicationFiled: July 25, 2011Publication date: February 2, 2012Applicant: Teledyne Dalsa, Inc.Inventor: Anton Petrus Maria van Arendonk
-
Publication number: 20120028440Abstract: A method of producing a composite structure comprises a step of producing a first layer of microcomponents on one face of a first substrate, the first substrate being held flush against a holding surface of a first support during production of the microcomponents, and a step of bonding the face of the first substrate comprising the layer of microcomponents onto a second substrate. During the bonding step, the first substrate is held flush against a second support, the holding surface of which has a flatness that is less than or equal to that of the first support used during production of the first layer of microcomponents.Type: ApplicationFiled: March 4, 2010Publication date: February 2, 2012Applicant: S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIESInventors: Arnaud Castex, Marcel Broekaart
-
Publication number: 20120028441Abstract: A method and system and for fabricating 3D (three-dimensional) SIC (stacked integrated chip) semiconductor devices. The system includes a vacuum chamber, a vacuum-environment treatment chamber, and a bonding chamber, though in some embodiments the same physical enclosure may serve more than one of these functions. A vacuum-environment treatment source in communication with the vacuum-environment treatment chamber provides a selected one or more of a hydrogen (H2)-based thermal anneal, an H2-based plasma treatment, or an ammonia (NH3)-based plasma treatment. In another embodiment, a method includes placing a semiconductor chip in a vacuum environment, performing a selected vacuum-environment treatment, and bonding the chip to a base wafer. A plurality of chips formed as dice on a semiconductor wafer may, of course, be simultaneously treated and bonded in this way as well, either before or after dicing.Type: ApplicationFiled: October 7, 2011Publication date: February 2, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Shi Liu, Chen-Hua Yu, Yuh-Jier Mii, Yuan-Chen Sun
-
Publication number: 20120018898Abstract: The invention relates to a layered micro-electronic and/or micro-mechanic structure, comprising at least three alternating electrically conductive layers with insulating layers between the conductive layers. There is also provided a via in a first outer layer, said via comprising an insulated conductive connection made of wafer native material through the layer, an electrically conductive plug extending through the other layers and into said via in the first outer layer in order to provide conductivity through the layers, and an insulating enclosure surrounding said conductive plug in at least one selected layer of said other layers for insulating said plug from the material in said selected layer. It also relates to micro-electronic and/or micro-mechanic device comprising a movable member provided above a cavity such that it is movable in at least one direction. The device has a layered structure according to the invention. Methods of making such a layered MEMS structure is also provided.Type: ApplicationFiled: December 23, 2009Publication date: January 26, 2012Applicant: SILEX MICROSYSTEMS ABInventors: Thorbjörn Ebefors, Edvard Kälvesten, Peter Agren, Niklas Svedin
-
Publication number: 20120015498Abstract: The present invention relates to a temporary substrate having a bonding surface prepared for receiving an additional substrate that will transfer a thin layer. This substrate includes a principal part or support and a surface layer thereon with the surface layer having a plurality of inserts therein. The inserts are made of a material having a coefficient of thermal expansion that is significantly different from that of the material constituting the surface layer. The present invention also relates to a processing method for transferring a selected portion of an original substrate as well as to a production method for manufacturing the temporary substrate.Type: ApplicationFiled: June 30, 2011Publication date: January 19, 2012Inventor: Gregory Riou
-
Publication number: 20120012989Abstract: A method of manufacturing a semiconductor wafer bonding product according to the present invention, including: a step of preparing a spacer formation film including a support base and a spacer formation layer; a step of attaching the spacer formation layer of the spacer formation film to a semiconductor wafer; a step of selectively exposing the spacer formation layer with an exposure light via a mask, which is placed at a side of the support base of the spacer formation film, so as to be passed through the support base; a step of removing the support base; a step of developing the spacer formation layer to form a spacer on the semiconductor wafer; and a step of bonding a transparent substrate to a surface of the spacer opposite to the semiconductor wafer.Type: ApplicationFiled: February 15, 2010Publication date: January 19, 2012Applicant: SUMITOMO BAKELITE COMPANY LIMITEDInventors: Toshihiro Sato, Masakazu Kawata, Masahiro Yoneyama, Toyosei Takahashi, Hirohisa Dejima, Fumihiro Shiraishi
-
Publication number: 20120012972Abstract: A semiconductor device of the present invention is arranged in such a manner that a MOS non-single-crystal silicon thin-film transistor including a non-single-crystal silicon thin film made of polycrystalline silicon, a MOS single-crystal silicon thin-film transistor including a single-crystal silicon thin film, and a metal wiring are provided on an insulating substrate. With this arrangement, (i) a semiconductor device in which a non-single-crystal silicon thin film and a single-crystal silicon thin-film device are formed and high-performance systems are integrated, (ii) a method of manufacturing the semiconductor device, and (iii) a single-crystal silicon substrate for forming the single-crystal silicon thin-film device of the semiconductor device are obtained.Type: ApplicationFiled: September 30, 2011Publication date: January 19, 2012Inventors: Yutaka TAKAFUJI, Takashi Itoga
-
Publication number: 20120015497Abstract: A method of fabricating a heterostructure comprising at least a first substrate (120) made of sapphire and a second substrate (110) made of a material having a coefficient of thermal expansion that is different from that of the first substrate. The method includes a step (S6) of molecular bonding the second substrate (110) on the first substrate (120) made of sapphire. The method also includes, prior to bonding the two substrates together, a step (S1) of stoving the first substrate (120) at a temperature that lies in the range 100° C. to 500° C.Type: ApplicationFiled: November 16, 2009Publication date: January 19, 2012Inventors: Gweltaz Gaudin, Mark Kennard, Matteo Piccin, Ionut Radu, Alexandre Vaufredaz
-
Publication number: 20120015500Abstract: A method for manufacturing a wafer level package including: forming a redistribution line connected to a top surface of a die pad on a wafer with the die pad; additionally preparing a carrier film including a metal post with a concave central portion on one surface; bonding the metal post to a top surface of the redistribution line; molding a space between the metal posts with a molding resin; and removing the carrier film.Type: ApplicationFiled: September 22, 2011Publication date: January 19, 2012Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Seung Seoup Lee, Sung Yi
-
Publication number: 20120009744Abstract: A semiconductor substrate according to an embodiment includes: a first semiconductor wafer having a first crystal; and a second semiconductor wafer formed of a second crystal substantially same as the first crystal on the first semiconductor wafer, a crystal-axis direction of unit cell thereof being twisted at a predetermined angle around a direction vertical to a principal surface of the second semiconductor wafer from that of the first semiconductor wafer.Type: ApplicationFiled: September 22, 2011Publication date: January 12, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Satoshi INABA
-
Patent number: 8093136Abstract: A single crystal semiconductor substrate and a base substrate are prepared; a first insulating film is formed over the single crystal semiconductor substrate; a separation layer is formed by introducing ions at a predetermined depth through a surface of the single crystal semiconductor substrate; plasma treatment is performed on the base substrate so as to planarize a surface of the base substrate; a second insulating film is formed over the planarized base substrate; a surface of the first insulating film is bonded to a surface of the second insulating film by making the surface of the single crystal semiconductor substrate and the surface of the base substrate face each other; and a single crystal semiconductor film is provided over the base substrate with the second insulating film and the first insulating film interposed therebetween by performing separation at the separation layer.Type: GrantFiled: December 22, 2008Date of Patent: January 10, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yuta Endo, Shunpei Yamazaki
-
Patent number: 8084345Abstract: Some embodiments include methods of forming dispersions of nanoparticles. The nanoparticles are incorporated into first coordination complexes in which the nanoparticles are coordinated to hydrophobic ligands, and the first coordination complexes are dispersed within a non-polar solvent. While the first coordination complexes are within the non-polar solvent, the ligands are reacted with one or more reactants to convert the first coordination complexes into second coordination complexes that contain hydrophilic ligands. The second coordination complexes are then extracted from the non-polar solvent into water, to form a mixture of the second coordination complexes and the water. In some embodiments, the mixture may be dispersed across a semiconductor substrate to form a uniform distribution of the nanoparticles across the substrate. In some embodiments, the nanoparticles may then be incorporated into flash memory devices as charge-trapping centers.Type: GrantFiled: August 30, 2010Date of Patent: December 27, 2011Assignee: Micron Technology, Inc.Inventor: Dan Millward
-
Publication number: 20110306181Abstract: A method of manufacturing a silicon carbide substrate includes the steps of: preparing a base substrate formed of silicon carbide and a SiC substrate formed of single crystal silicon carbide; fabricating a stacked substrate by stacking the base substrate and the SiC substrate to have their main surfaces in contact with each other; heating the stacked substrate to join the base substrate and the SiC substrate and thereby fabricating a joined substrate; and heating the joined substrate such that a temperature difference is formed between the base substrate and the SiC substrate, and thereby discharging voids formed at the step of fabricating the joined substrate at an interface between the base substrate and the SiC substrate to the outside.Type: ApplicationFiled: September 28, 2010Publication date: December 15, 2011Applicant: SUMITOMO ELECTRIC INDUSTRIES ,LTD.Inventors: Makoto Sasaki, Shin Harada, Taro Nishiguchi, Kyoko Okita, Hiroki Inoue, Yasuo Namikawa
-
Publication number: 20110284993Abstract: A method according to embodiments of the invention includes providing an epitaxial structure comprising a donor layer and a strained layer. The epitaxial structure is treated to cause the strained layer to relax. Relaxation of the strained layer causes an in-plane lattice constant of the donor layer to change.Type: ApplicationFiled: May 19, 2010Publication date: November 24, 2011Applicants: PHILIPS LUMILEDS LIGHTING COMPANY, LLC, KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventor: Andrew Y. KIM
-
Patent number: 8062957Abstract: The invention relates to a method for preparing a surface of a semiconductor substrate by oxidizing the surface of the semiconductor substrate to thereby transform the natural oxide into an artificial oxide and then removing the artificial oxide, in particular to obtain an oxide-free substrate surface.Type: GrantFiled: January 23, 2009Date of Patent: November 22, 2011Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventor: Radouane Khalid
-
Publication number: 20110272694Abstract: The present invention is intended to provide a glass substrate (20), made of an insulating material, which can constitute a semiconductor apparatus (10) by transferring a single crystal silicon film (50) or a substrate including a semiconductor device onto a surface (24) of the insulating substrate, a transferred surface (26) being part of the surface (24), the single crystal silicon film (50) capable of being provided on the transferred surface (26), and the transferred surface (26) having an arithmetic mean roughness of not more than 0.4 nm.Type: ApplicationFiled: September 8, 2008Publication date: November 10, 2011Inventors: Michiko Takei, Shin Matsumoto, Kazuhide Tomiyasu, Yasumori Fukushima, Yutaka Takafuji
-
Publication number: 20110270099Abstract: An implantable medical device (IMD) is disclosed. The IMD includes a first substrate having a front side and a backside. A first via is formed in the front side, the via extending from a bottom point in the front side to a first height located at a surface of the front side. A first conductive pad is formed in the first via, the first conductive pad having an exposed top surface lower than first height. A second substrate is coupled to the first substrate, the second substrate having a second via formed in the front side, the via extending from a bottom point in the front side to a second height located at a surface of the front side. A second conductive pad is formed in the second via, the second conductive pad having an exposed top surface lower than second height. The coupled substrates are heated until a portion of one or both conductive pads reflow, dewet, agglomerate, and merge to form an interconnect, hermetic seal, or both depending on the requirements of the device.Type: ApplicationFiled: April 28, 2011Publication date: November 3, 2011Applicant: Medtronic, Inc.Inventors: David A. Ruben, Michael F. Mattes, Jonathan R. Smith
-
Patent number: 8048768Abstract: A method of fabricating a joined wafer has an exposure process which comprises a device formed-area exposure process of exposing by a stepper such that parts of the photosensitive adhesive layer formed over a surface of the transparent wafer or the device formed wafer are removed, the parts corresponding to the device formed areas when the transparent wafer and the device formed wafer are stuck together; and a wafer periphery exposure process of exposing such that a portion of the photosensitive adhesive layer over the periphery of the transparent wafer is left.Type: GrantFiled: July 1, 2009Date of Patent: November 1, 2011Assignee: Oki Semiconductor Co., Ltd.Inventor: Shigeru Yamada
-
Patent number: 8043938Abstract: A method is demonstrated to form an SOI substrate having a silicon layer with reduced surface roughness in a high yield. The method includes the step of bonding a base substrate such as a glass substrate and a bond substrate such as a single crystal semiconductor substrate to each other, where a region in which bonding of the base substrate with the bond substrate cannot be performed is provided at the interface therebetween. Specifically, the method is exemplified by the combination of: irradiating the bond substrate with accelerated ions; forming an insulating layer over the bond substrate; forming a region in which bonding cannot be performed in part of the surface of the bond substrate; bonding the bond substrate and the base substrate to each other with the insulating layer therebetween; and separating the bond substrate from the base substrate, leaving a semiconductor layer over the base substrate.Type: GrantFiled: April 28, 2010Date of Patent: October 25, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Naoki Okuno
-
Patent number: 8043935Abstract: An object is to manufacture a semiconductor substrate having a single crystal semiconductor layer with favorable characteristics, without requiring CMP treatment and/or heat treatment at high temperature. In addition, another object is to improve productivity of semiconductor substrates. Vapor-phase epitaxial growth is performed by using a first single crystal semiconductor layer provided over a first substrate as a seed layer, whereby a second single crystal semiconductor layer is formed over the first single crystal semiconductor layer, and separation is performed at an interface of the both layers. Thus, the second single crystal semiconductor layer is transferred to the second substrate to provide a semiconductor substrate, and the semiconductor substrate is reused by performing laser light treatment on the seed layer.Type: GrantFiled: November 19, 2009Date of Patent: October 25, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Fumito Isaka, Sho Kato, Yu Arita, Akihisa Shimomura
-
Publication number: 20110256665Abstract: A manufacturing method for a stacked wafer composed of a mother wafer and a stacking wafer bonded together. The mother wafer has a plurality of first semiconductor devices and the stacking wafer has a plurality of second semiconductor devices respectively corresponding to the first semiconductor devices.Type: ApplicationFiled: March 31, 2011Publication date: October 20, 2011Applicant: DISCO CORPORATIONInventors: Akihito Kawai, Koichi Kondo