Charge Trapping Insulator Nonvolatile Memory Structures (epo) Patents (Class 257/E21.679)
-
Patent number: 7399662Abstract: A method of making a thin film transistor device, including forming and patterning a semiconductor film to form first and second semiconductor films in, respectively, low-voltage driven and high-voltage driven thin film transistor formation regions. The method also includes forming a first insulating film on the first and second semiconductor films, and forming a first gate electrode on the first insulating film in the low-voltage driven thin film transistor formation region. Additionally, a second insulating film is formed on the entire surface of the resultant structure above the substrate, and a second gate electrode is formed on the second insulating film in the high-voltage driven thin film transistor formation region. The method also includes etching the first and second insulating films, thus forming first and second gate insulating films below, respectively, the first and second gate electrodes, with the second gate insulating film being wider than the second gate electrode.Type: GrantFiled: October 7, 2005Date of Patent: July 15, 2008Assignee: Sharp Kabushiki KaishaInventors: Ken-ichi Yanai, Yoshio Nagahiro, Kazushige Hotta, Koji Ohgata, Yasuyoshi Mishima, Nobuo Sasaki
-
Patent number: 7399675Abstract: An electronic device can include an NVM array, wherein portions of word lines are formed within trenches. Insulating features are formed over heavily doped regions within the substrate. In one embodiment, charge storage stacks and a control gate electrode layer can be formed and substantially fill the trench. The insulating features help to reduce capacitive coupling between the heavily doped regions and the control gate electrode layer. In a particular embodiment, the insulating features are recessed from a top surface of a layer outside the trenches. The control gate electrode layer can form a substantially continuous electrical path along the lengths of the word lines. This particular embodiment substantially eliminates the formation of stringers or other residual etching artifacts from the control gate electrode layer within the array. A process can be performed to form the electronic device.Type: GrantFiled: March 14, 2005Date of Patent: July 15, 2008Assignee: Freescale Semiconductor, IncInventors: Gowrishankar L. Chindalore, Craig T. Swift
-
Patent number: 7394127Abstract: A non-volatile memory device includes a pair of source/drain regions disposed in a semiconductor substrate, having a channel region between them. A charge storage oxide layer is disposed on the channel region and overlaps part of each of the pair of source/drain regions. A gate electrode is disposed on the charge storage oxide layer. At least one halo implantation region is formed in the semiconductor substrate adjacent to one of the pair of source/drain regions, and overlapping the charge storage oxide layer. A program operation is performed by trapping electrons in the charge storage oxide layer located near the source/drain region where the halo ion implantation region is formed, and an erase operation is performed by injecting holes into the charge storage oxide layer located near the source/drain region where the halo ion implantation region is formed.Type: GrantFiled: February 2, 2005Date of Patent: July 1, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Chul Kim, Geum-Jong Bae, Byoung-jin Lee, Sang-Su Kim
-
Patent number: 7391078Abstract: A non-volatile memory is provided. A substrate having a plurality of trenches and a plurality of select gates is provided. The trenches are arranged in parallel and extend in a first direction. Each of the select gates is disposed on the substrate between two adjacent trenches respectively. A plurality of select gate dielectric layers are disposed between the select gates and the substrate. A plurality of composite layers are disposed over the surface of the trenches and each composite layer has a charge trapping layer. A plurality of word lines are arranged in parallel in a second direction, wherein each of the word lines fills the trenches between adjacent select gates and is disposed over the composite layers.Type: GrantFiled: August 2, 2005Date of Patent: June 24, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Wei-Zhe Wong, Ching-Sung Yang
-
Patent number: 7381620Abstract: A method includes forming at least a portion of a semiconductor device in a processing chamber containing oxygen and removing substantially all of the oxygen from the processing chamber. The method further includes forming remaining portions of the semiconductor device in the processing chamber without the presence of oxygen.Type: GrantFiled: March 9, 2006Date of Patent: June 3, 2008Assignee: Spansion LLCInventors: Boon-Yong Ang, Hidehiko Shiraiwa, Simon S. Chan, Harpreet K. Sachar, Mark Randolph
-
Patent number: 7378314Abstract: A storage device has a two bit cell in which the select electrode is nearest the channel between two storage layers. Individual control electrodes are over individual storage layers. Adjacent cells are separated by a doped region that is shared between the adjacent cells. The doped region is formed by an implant in which the select gates of adjacent cells are used as a mask. This structure provides for reduced area while retaining the ability to perform programming by source side injection.Type: GrantFiled: June 29, 2005Date of Patent: May 27, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Cheong M. Hong, Gowrishankar L. Chindalore
-
Publication number: 20080119026Abstract: Non-volatile memory cells store a level of charge corresponding to the data being stored in a dielectric material storage element that is sandwiched between a control gate and the semiconductor substrate surface over channel regions of the memory cells. More than two memory states are provided by one of more than two levels of charge being stored in a common region of the dielectric material. More than one such common region may be included in each cell. In one form, two such regions are provided adjacent source and drain diffusions in a cell that also includes a select transistor positioned between them. In another form, NAND arrays of strings of memory cells store charge in regions of a dielectric layer sandwiched between word lines and the semiconductor substrate.Type: ApplicationFiled: January 25, 2008Publication date: May 22, 2008Inventors: Eliyahou Harari, George Samachisa, Jack Yuan, Daniel Guternam
-
Patent number: 7371642Abstract: An array of NROM flash memory cells configured to store at least two bits per four F2. Split vertical channels are generated along each side of adjacent pillars. A single control gate is formed over the pillars and in the trench between the pillars. The split channels can be connected by an n+ region at the bottom of the trench or the channel wrapping around the trench bottom. Each gate insulator is capable of storing a charge that is adequately separated from the other charge storage area due to the increased channel length.Type: GrantFiled: March 9, 2006Date of Patent: May 13, 2008Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Publication number: 20080105918Abstract: A nonvolatile memory device includes a semiconductor substrate including a cell region and a peripheral circuit region, a cell gate on the cell region, and a peripheral circuit gate on the peripheral circuit region, wherein the cell gate includes a charge storage insulating layer on the semiconductor substrate, a gate electrode on the charge storage insulating layer, and a conductive layer on the gate electrode, and the peripheral circuit gate includes a gate insulating layer on the semiconductor substrate, a semiconductor layer on the gate insulating layer, an ohmic layer on the semiconductor layer, and the conductive layer on the ohmic layer.Type: ApplicationFiled: February 23, 2007Publication date: May 8, 2008Inventors: Sang-Hun Jeon, Chang-Seok Kang, Jung-Dal Choi, Jin-Taek Park, Woong-Hee Sohn, Won-Seok Jung
-
Publication number: 20080106948Abstract: A nonvolatile semiconductor memory device capable of improving injection efficiency and simplifying manufacturing process is provided. The device comprises a memory cell having second conductive type of first impurity diffusion area and second impurity diffusion area on a first conductive type of semiconductor substrate, between the first and second impurity diffusion areas, a first laminate section formed by laminating a first insulating film, a charge storage layer, a second insulating film and a first gate electrode in this order from the bottom, and a second laminate section formed by laminating a third insulating film and a second gate electrode in this order from the bottom, wherein an area sandwiched between the first and second laminate sections is the second conductive type of a third impurity diffusion area having impurity density lower than that of the first and second impurity diffusion areas and not higher than 5×1012 ions/cm2.Type: ApplicationFiled: November 6, 2007Publication date: May 8, 2008Applicant: Sharp Kabushiki KaishaInventors: Naoki UEDA, Yoshimitsu YAMAUCHI
-
Patent number: 7368347Abstract: Methods for fabricating dual bit flash memory devices are provided. Method steps include forming a charge trapping layer overlying a substrate and fabricating two insulating members overlying the charge trapping layer. A polycrystalline silicon layer is provided overlying the charge trapping layer and about sidewalls of the insulating members. Sidewall spacers are formed overlying the polycrystalline silicon layer and about the sidewalls of the insulating members. A portion of the first polycrystalline silicon layer and a first portion of the charge trapping layer are removed. A first insulating layer is conformally deposited overlying the insulating members and the substrate. A gate spacer is formed between the two insulating members and overlying the first insulating layer. The two insulating members are removed and the charge trapping layer is etched to form charge storage nodes. Impurity dopants are implanted into the substrate to form impurity-doped bitline regions within the substrate.Type: GrantFiled: October 3, 2006Date of Patent: May 6, 2008Assignee: Spansion LLCInventors: Amol Ramesh Joshi, Ning Cheng, Minghao Shen
-
Patent number: 7361555Abstract: A trench-gate transistor has an integral first layer of silicon dioxide extending from the upper surface of the semiconductor body over top corners of each cell array trench. The integral first layer also provides a thin gate dielectric insulating layer for a thick gate electrode and the integral first layer also provides a first part of a stack of materials which constitute a thick trench sidewall insulating layer for a thin field plate. Consistent with an example embodiment, there is a method of manufacture. A hardmask used to etch the trenches is removed before providing the silicon dioxide layer. The layer is then protected by successive selective etching of the oxide layer and the nitride layer in the upper parts of the trenches. After the gate electrodes are provided, layers for the channel accommodating regions and source regions may be formed through the oxide layer on the upper surface.Type: GrantFiled: February 28, 2005Date of Patent: April 22, 2008Assignee: NXP B.V.Inventors: Gerrit E. J. Koops, Michael A. A. In 'T Zandt
-
Patent number: 7361560Abstract: A method for manufacturing a dielectric layer structure for a non-volatile memory cell is provided. A method includes forming a first dielectric layer for tunneling on a semiconductor substrate, a second dielectric layer on the first dielectric layer to store charges, nitrogenizing surface of the second dielectric layer, and forming a third dielectric layer the nitridedsecond dielectric layer.Type: GrantFiled: January 12, 2005Date of Patent: April 22, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jai-Dong Lee, Ki-Chul Kim, In-Wook Cho
-
Patent number: 7344923Abstract: An NROM semiconductor memory device and fabrication method are disclosed. According to one aspect, a method for fabricating an NROM semiconductor memory device can include providing a plurality of u-shaped MOSFETs, which are spaced apart from one another and have a multilayer dielectric. The dielectric suitable for charge trapping along rows in a first direction and alone columns in a second direction in trenches of a semiconductor substrate. Source/drain regions are provided between the u-shaped MOSFETs in interspaces between the rows which run parallel to the columns. Isolation trenches are provided in the source/drain regions between the u-shaped MOSFETs of adjacent columns as far as a particular depth in the semiconductor substrate. The isolation trenches are filled with an insulation material. Word lines are provided for connecting respective rows of u-shaped MOSFETs.Type: GrantFiled: November 18, 2005Date of Patent: March 18, 2008Assignee: Infineon Technologies AGInventors: Franz Hofmann, Erhard Landgraf, Michael Specht
-
Patent number: 7341914Abstract: A method for forming a semiconductor device includes forming a first gate electrode over a semiconductor substrate, wherein the first gate electrode comprises silicon and forming a second gate electrode over the semiconductor substrate and adjacent the first gate electrode, wherein the second gate electrode comprises silicon. Nanoclusters are present in the first gate electrode. A peripheral transistor area is formed devoid of nanoclusters.Type: GrantFiled: March 15, 2006Date of Patent: March 11, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Erwin J. Prinz, Ko-Min Chang, Robert F. Steimle
-
Patent number: 7341918Abstract: Non-volatile memory cells store a level of charge corresponding to the data being stored in a dielectric material storage element that is sandwiched between a control gate and the semiconductor substrate surface over channel regions of the memory cells. More than two memory states are provided by one of more than two levels of charge being stored in a common region of the dielectric material. More than one such common region may be included in each cell. In one form, two such regions are provided adjacent source and drain diffusions in a cell that also includes a select transistor positioned between them. In another form, NAND arrays of strings of memory cells store charge in regions of a dielectric layer sandwiched between word lines and the semiconductor substrate.Type: GrantFiled: March 7, 2005Date of Patent: March 11, 2008Assignee: SanDisk CorporationInventors: Eliyahou Harari, George Samachisa, Jack H. Yuan, Daniel C. Guterman
-
Publication number: 20080048241Abstract: Disclosed herein is a nonvolatile semiconductor memory device, including a memory transistor. The memory transistor has: a channel formation region defined between two source and drain regions formed on a semiconductor substrate; a bottom insulating film, a charge storage film and a top insulating film formed in order at least on the channel formation region, the charge storage film having a charge storage function, and a gate electrode formed on the top insulating film. The bottom insulating film is formed from a plurality of films containing nitrogen such that the content of nitrogen of a lowermost one of the films which contacts with the channel formation region and an uppermost one of the films which contacts with the gate electrode is higher than that of the other one or ones of the films which exist between the uppermost and lowermost films.Type: ApplicationFiled: August 13, 2007Publication date: February 28, 2008Applicant: Sony CorporationInventors: Ichiro Fujiwara, Hiroshi Aozasa
-
Patent number: 7335939Abstract: An array of charge-trapping memory cells and pluralities of parallel wordlines and parallel bitlines running transversely to the wordlines are arranged on a substrate surface. Gate electrodes are located between the wordlines and bitlines and are, in their sequence along the direction of the wordlines, connected alternatingly to one of two adjacent wordlines.Type: GrantFiled: May 23, 2005Date of Patent: February 26, 2008Assignee: Infineon Technologies AGInventors: Franz Hofmann, Johannes Luyken, Michael Specht
-
Patent number: 7314798Abstract: A method of making an array of storage cells includes a first source/drain region underlying a first trench defined in a semiconductor substrate and a second source/drain region underlying a second trench in the substrate. A charge storage stack lines each of the trenches where the charge storage stack includes a layer of discontinuous storage elements (DSEs). A control gate overlies the first trench. The control gate may run perpendicular to the trenches and traverse the first and second trenches. In another implementation, the control gate runs parallel with the trenches. The storage cell may include one or more diffusion regions occupying an upper surface of the substrate between the first and second trenches. The diffusion region may reside between first and second control gates that are parallel to the trenches. Alternatively, a pair of diffusion regions may occur on either side of a control gate that is perpendicular to the trenches.Type: GrantFiled: July 25, 2005Date of Patent: January 1, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Gowrishankar L. Chindalore, Cheong M. Hong, Craig T. Swift
-
Patent number: 7307027Abstract: A method of forming a dielectric between memory cells in a device includes forming multiple memory cells, where a gap is formed between each of the multiple memory cells. The method further includes performing a high density plasma deposition (HDP) process to fill at least a portion of the gap between each of the multiple memory cells with a dielectric material.Type: GrantFiled: August 11, 2005Date of Patent: December 11, 2007Assignees: Advanced Micro Devices, Inc., Spansion LLCInventors: Minh Van Ngo, Alexander Nickel, Hieu Pham, Jean Yang, Hirokazu Tokuno, Weidong Qian
-
Patent number: 7285463Abstract: A method of fabricating a non-volatile memory is described. A plurality of first memory units having gaps between each other is formed over a substrate. Insulating spacers are formed on the sidewalls of the first memory units. A composite layer is formed on the substrate and the gaps between the first memory units are filled with a doped polysilicon layer. Thereafter, a portion of the doped polysilicon layer is removed to form trenches. After that, a metallic layer fills the trenches. A portion of the metallic layer is removed to form a plurality of gates. The gates and the composite layer together form a plurality of second memory units. The second memory units and the first memory units together constitute a memory cell column. Then, a source region and a drain region are formed in the substrate adjacent to the two sides of the memory cell column.Type: GrantFiled: November 10, 2006Date of Patent: October 23, 2007Assignee: Powerchip Semiconductor Corp.Inventors: Chien-Lung Chu, Saysamone Pittikoun, Houng-Chi Wei, Wei-Chung Tseng
-
Patent number: 7279736Abstract: Nonvolatile memory devices and methods of fabricating and driving the same are disclosed. Disclosed devices and method comprises: growing an oxide layer on a substrate and depositing a nitride layer on the oxide layer; patterning the nitride layer; forming injection gates on the lateral faces of the nitride layer; depositing a first polysilicon, a dielectric layer and a second polysilicon on the surface of the resulting structure, sequentially; patterning the second polysilicon, the dielectric layer and the second polysilicon to form gate electrodes; removing the nitride layer between the injection gates; forming source and drain extension regions around each of the gate electrodes by performing an ion implantation process; forming sidewall spacers on the lateral faces of the gate electrodes; and forming source and drain regions in the substrate by performing an ion implantation process with the sidewall spacers as an ion implantation mask.Type: GrantFiled: December 27, 2004Date of Patent: October 9, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Jin Hyo Jung
-
Patent number: 7279740Abstract: Non-volatile memory devices and arrays are described that facilitate the use of band-gap engineered gate stacks with asymmetric tunnel barriers in floating gate memory cells in NOR or NAND memory architectures that allow for direct tunneling programming and erase with electrons and holes, while maintaining high charge blocking barriers and deep carrier trapping sites for good charge retention. The direct tunneling program and erase capability reduces damage to the gate stack and the crystal lattice from high energy carriers, reducing write fatigue and leakage issues and enhancing device lifespan. Memory cells of the present invention also allow multiple bit storage in a single memory cell, and allow for programming and erase with reduced voltages. A positive voltage erase process via hole tunneling is also provided.Type: GrantFiled: May 12, 2005Date of Patent: October 9, 2007Assignee: Micron Technology, Inc.Inventors: Arup Bhattacharyya, Kirk D. Prall, Luan C. Tran
-
Patent number: 7256444Abstract: Provided are a local SONOS-type memory device and a method of manufacturing the same. The device includes a gate oxide layer formed on a silicon substrate; a conductive spacer and a dummy spacer, which are formed on the gate oxide layer and separated apart from each other, the conductive spacer and the dummy spacer having round surfaces that face outward; a pair of insulating spacers formed on a sidewall of the conductive spacer and a sidewall of the dummy spacer which face each other; an ONO layer formed in a self-aligned manner between the pair of insulating spacers; a conductive layer formed on the ONO layer in a self-aligned manner between the pair of insulating spacers; and source and drain regions formed in the silicon substrate outside the conductive spacer and the dummy spacer.Type: GrantFiled: March 1, 2006Date of Patent: August 14, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-suk Choi, Seung-beom Yoon, Seong-gyun Kim
-
Patent number: 7244652Abstract: A method of forming an SPVG SONOS memory. First, a substrate having a well and a plurality of select gate structures is provided. Then, a plurality of sacrificial spacers are formed alongside each select gate structure, and an implantation process is performed to form a doped region in the well between any two adjacent select gate structures. Afterward, the sacrificial spacers are removed, and a composite dielectric layer is formed on the select gate structures and the substrate. Finally, a plurality of word lines are formed on the composite dielectric layer.Type: GrantFiled: September 6, 2004Date of Patent: July 17, 2007Assignee: United Microelectronics Corp.Inventor: Jinsheng Yang
-
Patent number: 7235449Abstract: A method of forming a gate oxide film for high voltage region of semiconductor devices includes forming patterns on a semiconductor substrate having a high voltage region, thereby exposing only a gate oxide film formation region for high voltage, forming a metal oxidization layer on the entire surface, and performing a process of removing the patterns, thereby forming the metal oxidization layer only in the gate oxide film formation region for high voltage.Type: GrantFiled: June 28, 2005Date of Patent: June 26, 2007Assignee: Hynix Semiconductor Inc.Inventor: Eun Soo Kim
-
Patent number: 7217972Abstract: A semiconductor storage device showing a good memory characteristic, and a manufacturing method thereof, includes a semiconductor layer, a stacked body including a first insulating layer, a charge trapping layer, and a second insulating layer that are provided above the semiconductor layer, a gate electrode provided above the stacked body, a side wall insulating layer provided at the side of the gate electrode, and impurity regions and provided in the semiconductor layer. The end surface of the stacked body is positioned outside the end surface of the gate electrode.Type: GrantFiled: June 28, 2004Date of Patent: May 15, 2007Assignee: Seiko Epson CorporationInventor: Katsumi Mori
-
Patent number: 7202150Abstract: A semiconductor memory device, adapted for storing plural bits per cell to be able to accomplish high storage density by a simplified structure, includes a plurality of first gate electrodes extending parallel to one another along one direction and a plurality of second gate electrodes extending in a direction of intersecting the first gate electrodes, in which a diffusion region is provided on each of a plurality of divisions demarcated in a matrix-like pattern by first and second electrodes on a substrate surface. One of the divisions, the four sides of which are defined by two neighboring first gate electrodes and two neighboring second gate electrodes, has four independently accessible bits, and is connected by a contact (CT) with a diffusion region in the division. There are provided a plurality of interconnections connected via contacts to the diffusion regions of other divisions in the plural matrix-like divisions lying on the line of extension of the aforementioned diagonal line.Type: GrantFiled: June 17, 2005Date of Patent: April 10, 2007Assignee: NEC Electronics CorporationInventors: Kenji Saito, Hiroshi Furuta
-
Patent number: 7202523Abstract: An NROM flash memory cell is implemented in an ultra-thin silicon-on-insulator structure. In a planar device, the channel between the source/drain areas is normally fully depleted. An oxide layer provides an insulation layer between the source/drain areas and the gate insulator layer on top. A control gate is formed on top of the gate insulator layer. In a vertical device, an oxide pillar extends from the substrate with a source/drain area on either side of the pillar side. Epitaxial regrowth is used to form ultra-thin silicon body regions along the sidewalls of the oxide pillar. Second source/drain areas are formed on top of this structure. The gate insulator and control gate are formed on top.Type: GrantFiled: November 17, 2003Date of Patent: April 10, 2007Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Publication number: 20070077712Abstract: Non-volatile memory devices can be fabricated by forming a tunnel dielectric layer on a semiconductor substrate, subjecting the semiconductor substrate having the tunnel dielectric layer to an atomic layer deposition (ALD) process to form nanocrystals on the tunnel dielectric layer, removing the semiconductor substrate having the nanocrystals from an atomic layer deposition chamber, forming a control gate dielectric layer on the semiconductor substrate having the nanocrystal, and forming a control gate electrode on the semiconductor substrate having the control gate dielectric layer.Type: ApplicationFiled: November 20, 2006Publication date: April 5, 2007Inventors: Kyong-Hee Joo, Jin-Ho Park, In-Seok Yeo, Seung-Hyun Lim
-
Patent number: 7196008Abstract: For fabricating a memory device, spacers are formed to sides of word-line gates. In addition, aluminum oxide is formed as one of a liner layer or a cover layer to the spacers. The aluminum oxide has a chemical composition of Al2O3 for example. Such aluminum oxide may be used as an etch stop layer in a periphery region, a metal silicide block, and a hydrogen block for enhanced performance of the memory device.Type: GrantFiled: March 23, 2005Date of Patent: March 27, 2007Assignee: Spansion LLCInventors: Hidehiko Shiraiwa, Satoshi Torii, Jaeyong Park, Joong Jeon
-
Patent number: 7186616Abstract: A method for removing nanoclusters from a semiconductor device includes etching a selected portion of an insulating layer, flowing a reducing gas over the semiconductor device at a temperature in a range of 400–900 degrees Celsius, and flowing a gas comprising halogen over the semiconductor device at a temperature in a range of 400–900 degrees Celsius. In another form, a method for removing the nanoclusters includes implanting germanium or nitrogen into the nanociusters, etching a selected portion of the insulating layer using a dry etch process, and removing the layer of nanoclusters using a wet etch process that is selective to an insulating layer.Type: GrantFiled: March 16, 2005Date of Patent: March 6, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Rajesh A. Rao, Ramachandran Muralidhar, Robert F. Steimle
-
Patent number: 7166512Abstract: A method of fabricating a non-volatile memory is described. A plurality of first memory units having gaps between each other is formed over a substrate. Insulating spacers are formed on the sidewalls of the first memory units. A composite layer is formed on the substrate and the gaps between the first memory units are filled with a doped polysilicon layer. Thereafter, a portion of the doped polysilicon layer is removed to form trenches. After that, a metallic layer fills the trenches. A portion of the metallic layer is removed to form a plurality of gates. The gates and the composite layer together form a plurality of second memory units. The second memory units and the first memory units together constitute a memory cell column. Then, a source region and a drain region are formed in the substrate adjacent to the two sides of the memory cell column.Type: GrantFiled: August 11, 2005Date of Patent: January 23, 2007Assignee: Powerchip Semiconductor Corp.Inventors: Chien-Lung Chu, Saysamone Pittikoun, Houng-Chi Wei, Wei-Chung Tseng
-
Patent number: 7157335Abstract: The present invention facilitates dual bit memory devices and operation of dual bit memory device by providing systems and methods that employ a relatively thin undoped TEOS liner during fabrication, instead of a relatively thick TEOS layer that is conventionally used. Employment of the relatively thin liner facilitates dual bit memory device operation by mitigating charge loss and contact resistance while providing protection against unwanted dopant diffusion. The present invention includes utilizing a relatively thin undoped TEOS liner that is formed on wordlines and portions of a charge trapping dielectric layer. The relatively thin undoped TEOS liner is formed with a thickness of less than about 400 Angstroms so that contact resistance and charge loss are improved and yet providing suitable protection for operation of the device. Additionally, the present invention includes foregoing with an undoped TEOS liner altogether.Type: GrantFiled: August 13, 2004Date of Patent: January 2, 2007Assignee: Spansion LLCInventors: Ning Cheng, Minh Van Ngo, Hirokazu Tokuno, Lu You, Angela T. Hui, Yi He, Brian Mooney, Jean Yei-Mei Yang, Mark T. Ramsbey
-
Patent number: 7144829Abstract: A first thermal treatment, which is performed at a temperature within 650–750° C. for 30–240 minutes, and thereafter a second thermal treatment, which is performed at a temperature within 900–1100° C. for 30–120 minutes, are performed as the initial thermal treatments on a semiconductor wafer composed of silicon. Further, before forming a gate insulating film, the temperature is increased to 1000° C. at a temperature increasing rate of 8° C./min in a nitrogen ambient, and a thermal treatment is performed at a temperature of 1000° C. for 30 minutes as a third thermal treatment.Type: GrantFiled: April 13, 2004Date of Patent: December 5, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Kenji Yoneda
-
Patent number: 7144777Abstract: A non-volatile memory comprising a substrate, a stacked gate structure, a conductive spacer, an oxide/nitride/oxide layer, buried doping regions, a control gate and an insulating layer. The stacked gate structure is disposed on the substrate. The stacked gate structure comprises a gate dielectric layer, a select gate and a cap layer. The conductive spacer is disposed on the sidewalls of the stacked gate structure. The oxide/nitride/oxide layer is disposed between the conductive spacer and the stacked gate structure and between the conductive spacer and the substrate. The buried doping regions are disposed in the substrate outside the conductive spacer on each side of the stacked gate structure. The control gate is disposed over the stacked gate structure and electrically connected to the conductive spacer. The insulating layer is disposed between the buried doping layer and the control gate.Type: GrantFiled: February 25, 2005Date of Patent: December 5, 2006Assignee: United Microelectronics Corp.Inventors: Tzung-Han Lee, Wen-Jeng Lin, Kuang-Pi Lee, Blue Larn
-
Patent number: 7132336Abstract: An improved semiconductor memory structure and methods for its fabrication are disclosed. The memory structure includes a semiconductor substrate having a dielectric region formed over a channel region. A doped region is formed between a top portion and a bottom portion of the dielectric region. This doped region includes a suitable electron affinity material. A gate electrode is connected with the top of the dielectric region. In some embodiments, suitable electron affinity materials are introduced into the doped region using implantation techniques. In another embodiment, the electron affinity material is introduced into the doped region using plasma treatment of the dielectric region and the redeposition of additional dielectric material on top of the dielectric region and doped region.Type: GrantFiled: April 15, 2002Date of Patent: November 7, 2006Assignee: LSI Logic CorporationInventors: Sheldon Aronowitz, Vladimir Zubkov, Grace S. Sun
-
Patent number: 7132335Abstract: An array of transistors includes a plurality of transistors, a plurality of word lines extending in a first direction and a plurality of bit lines extending in a second direction. Each transistor includes a source, a drain, a channel and a localized charge storage dielectric. A first transistor of the plurality of transistors and a second transistor of the plurality of transistors share a common source/drain. A first localized charge storage dielectric of the first transistor does not overlap the common source/drain and a second localized charge storage dielectric of the second transistor overlaps the common source/drain.Type: GrantFiled: October 18, 2004Date of Patent: November 7, 2006Assignee: Sandisk 3D LLCInventors: Alper Ilkbahar, Roy Scheuerlein, Andrew J. Walker, Luca Fasoli
-
Patent number: 7126172Abstract: A multiple gate oxidation process is provided. The process comprises the steps of (a) providing a silicon substrate (203) having a sacrificial oxide layer (207) thereon; (b) depositing and patterning a first layer of photoresist (209) on the sacrificial oxide layer, thereby forming a first region in which the sacrificial oxide layer is exposed; (c) etching the exposed sacrificial oxide layer within the first region, thereby forming a first etched region; (d) growing a first oxide layer (211) within the first etched region; (e) depositing and patterning a second layer of photoresist (213) on the sacrificial oxide layer and first oxide layer, thereby forming a second region in which the sacrificial oxide layer is exposed; (f) etching the exposed sacrificial oxide layer within the second region, thereby forming a second etched region; and (g) growing a second oxide layer (215) within the second etched region.Type: GrantFiled: October 12, 2004Date of Patent: October 24, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Sangwoo Lim, Laegu Kang, Geoffrey (Choh-Fei) Yeap
-
Patent number: 7115472Abstract: A process for manufacturing a dual charge storage location electrically programmable memory cell that includes the steps of forming a central insulated gate over a semiconductor substrate; forming physically separated charge-confining layers stack portions of a dielectric-charge trapping material-dielectric layers stack at the sides of the central gate, the charge trapping material layer in each charge-confining layers stack portion forming a charge storage element; forming side control gates over each of the charge-confining layers stack portions; forming memory cell source/drain regions laterally to the side control gates; and electrically connecting the side control gates to the central gate. Each of the charge-confining layers stack portions at the sides of the central gate is formed with an “L” shape, with a base charge-confining layers stack portion lying on the substrate surface and an upright charge-confining layers stack portion lying against a respective side of the insulated gate.Type: GrantFiled: October 12, 2004Date of Patent: October 3, 2006Assignee: STMicroelectronics, S.r.l.Inventors: Paolo Caprara, Claudio Brambilla, Manlio Sergio Cereda
-
Publication number: 20060183271Abstract: A non-planar, stepped NROM array is comprised of cells formed in trenches and on pillars that are etched into a substrate. Each cell has a plurality of charge storage regions in its nitride layer and a pair of source/drain regions that are shared with adjacent cells in a column. The source/drain regions, formed in the pillar/trench sidewalls, couple the column cells serially into bitlines. The rows of the array are each coupled by a wordline. A second set of trenches separates the columns of cells.Type: ApplicationFiled: April 7, 2006Publication date: August 17, 2006Inventors: Leonard Forbes, Kie Ahn