Spherical Bumps On Substrate For External Connection, E.g., Ball Grid Arrays (bga) (epo) Patents (Class 257/E23.069)
-
Publication number: 20100270664Abstract: An epoxy resin composition for encapsulating a semiconductor device, the epoxy resin composition including an epoxy resin, a curing agent, and one or more inorganic fillers, the one or more inorganic fillers including prismatic cristobalite, the prismatic cristobalite being present in the epoxy resin composition in an amount of about 1 to about 50% by weight, based on the total weight of the epoxy resin composition.Type: ApplicationFiled: June 29, 2010Publication date: October 28, 2010Inventors: Young Kyun Lee, Eun Jung Lee, Yoon Kok Park
-
Publication number: 20100270672Abstract: A semiconductor device includes a conductive section formed on a semiconductor chip; and a bump electrode formed directly or indirectly on the conductive section. The conductive section includes a slit section having a thickness thinner than another portion of the conductive section. The bump electrode has a recessed section corresponds to the slit section above the slit section.Type: ApplicationFiled: January 7, 2010Publication date: October 28, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Seiichi Shiraki
-
Patent number: 7820482Abstract: A method for producing an electronic component with an electronic circuit and electrical contacts, disposed at least on a first surface of the electronic component, for the electrical bonding of the electronic circuit includes at least one flexible elevation of an insulating material disposed on the first surface, at least one electrical contact disposed on the flexible elevation, and a conduction path disposed on the surface or in the interior of the flexible elevation between the electrical contact and the electronic circuit.Type: GrantFiled: May 6, 2005Date of Patent: October 26, 2010Assignee: Qimonda AGInventors: Harry Hedler, Alfred Haimerl
-
Publication number: 20100264542Abstract: A semiconductor device is provided which comprises a substrate (501) having a plurality of bond pads (503) disposed thereon. Each bond pad has a major axis and a minor axis in a direction parallel to the substrate, and the ratio of the major axis to the minor axis increases with the distance of a bond pad from the center of the substrate.Type: ApplicationFiled: July 1, 2010Publication date: October 21, 2010Inventors: Tim V. Pham, Trent S. Uehling
-
Patent number: 7816787Abstract: Techniques for manufacturing a bond pad structure are provide. A method includes providing a substrate. A metal pad and passivation layer are formed over the substrate. The passivation layer includes an opening to expose a portion of the metal pad. A first film is deposited at least over the exposed portion of the metal pad. A second film is deposited over the first film. A photoresist layer is deposited over the substrate, and a trench is formed in the photoresist layer directly over the portion of the metal pad. A first layer is electroplated in the trench over the second film, and a barrier layer is electroplated in trench over the first layer. A termination electrode, comprising tin, is electroplated in the trench over the barrier layer. The photoresist layer is removed. In addition, the method can include etching to remove the second film and first film beyond a predetermined area. The termination electrode is then reflowed.Type: GrantFiled: November 18, 2008Date of Patent: October 19, 2010Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Tsing Chow Wang
-
Patent number: 7811932Abstract: A die-on-die assembly has a first die (10) and a second die (50). The first die (10) has a first contact extension (28,42) and a peg (32,44,45) extending a first height above the first die. The second die (50) has a second contact extension (68) connected to the first contact extension and has a containing feature (62) extending a second height above the second die surrounding the peg. The peg extends past the containing feature. Because the peg extends past the containing feature, lateral movement between the first and second die can cause the peg to come in contact with and be constrained by the containing feature. The peg and containing feature are thus useful in constraining movement between the first and second die.Type: GrantFiled: December 28, 2007Date of Patent: October 12, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Scott K. Pozder, Ritwik Chatterjee
-
Patent number: 7808113Abstract: A semiconductor device assembly (200) includes a workpiece (205) having a surface including a die attach region corresponding to regions under an integrated circuit (IC) die 210. The die attach region of workpiece (205) includes non-noble metal surfaces (215) and a plurality of flip chip (PC) pads at pad locations (214). A solder mask layer (207) is on a surface of the workpiece (205) outside the die attach region. The non-noble metal surfaces (215) in the die attach region include an adhesion promoter layer (221), wherein the adhesion promoter layer 221 is absent from the plurality of PC pads (214). An integrated circuit (IC) die (210) having a plurality of bumps (211) bonded in a flip chip arrangement to the workpiece (205). An underfill material (232) fills a space between the bumped IC die (210) and the workpiece (205).Type: GrantFiled: July 10, 2008Date of Patent: October 5, 2010Assignee: Texas Instruments IncorporatedInventor: Bernardo Gallegos
-
Publication number: 20100244266Abstract: The present invention discloses a metallic bonding structure for copper and solder, which applies to connect at least one electronic element. The metallic bonding structure comprises at least one copper-based member and at least one zinc bonding member. The copper-based members are arranged on the electronic element through at least one solder member. The zinc bonding members are arranged between the copper-based members and the solder members. The solder members are tin-based solder bumps.Type: ApplicationFiled: March 27, 2009Publication date: September 30, 2010Inventors: Jenq-Gong Duh, Chi-Yang Yu
-
Publication number: 20100237491Abstract: A semiconductor package may include a semiconductor chip having a plurality of chip pads arranged apart from each other on a substrate body and an insulation layer having chip pad-exposing portions for exposing chip pads. The insulation layer may be separated by underlying layer-exposing portions between the chip pads, and the semiconductor package may further include a connector in the chip pad-exposing portions and connected to corresponding chip pads.Type: ApplicationFiled: October 30, 2009Publication date: September 23, 2010Inventors: Jin-woo Park, Eun-chul Ahn
-
Patent number: 7800239Abstract: The present invention relates to a high power IC (Integrated Circuit) semiconductor device and process for making same. More particularly, the invention encompasses a high conductivity or low resistance metal stack to reduce the device R-on which is stable at high temperatures while in contact with a thick aluminum wire-bond that is required for high current carrying capability and is mechanically stable against vibration during use, and process thereof. The invention further discloses a thick metal interconnect with metal pad caps at selective sites, and process for making the same.Type: GrantFiled: January 31, 2008Date of Patent: September 21, 2010Assignee: Semiconductor Components Industries, LLCInventors: Hormazdyar Minocher Dalal, Jagdish Prasad, Hocine Bouzid Ziad
-
Patent number: 7800210Abstract: It is an aspect of the embodiments discussed herein to provide a semiconductor device including: a substrate; a base on the substrate; an integrated circuit chip on the base; and a ball grid array type package material made of a resin and encapsulating the integrated circuit chip.Type: GrantFiled: September 18, 2007Date of Patent: September 21, 2010Assignee: Fujitsu Semiconductor LimitedInventor: Kouichi Nagai
-
Patent number: 7795743Abstract: A wiring substrate having variously sized ball pads, a semiconductor package including the wiring substrate, and a stack package using the semiconductor package, to improve board level reliability (BLR) of a semiconductor package or stack package mounted on a mother board are shown. Outer ball pads are formed to have relatively greater surface areas at the corners of the semiconductor package as compared to those at other areas and are formed to have the greatest surface area within a designable range. Additionally, occurrence of cracks may be inhibited at junctions of other solder balls by forming dummy solder pads at the outermost corners among the outer ball pads formed proximate to the corners of the wiring substrate. Stress arising during a board level reliability test is absorbed without product failure at junctions between the dummy solder pads and dummy solder balls.Type: GrantFiled: October 5, 2006Date of Patent: September 14, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Hun Kim, Hak-Kyoon Byun, Sung-Yong Park, Heung-Kyu Kwon
-
Publication number: 20100224981Abstract: An integrated circuit assembly comprises an integrated circuit die, and a routable metal layer comprising metal traces linking a plurality of wire bond pads to a plurality of external connection pads such that the metal traces are routable under the die area. An electrically nonconductive adhesive layer couples the integrated circuit die to the routable metal layer, and a plurality of wire bonds link circuitry on the integrated circuit die to the wire bond pads in the routable metal layer. An overfill material encapsulates at least the integrated circuit die and the plurality of wire bonds, and a plurality of solder balls are formed on the plurality of external connection pads.Type: ApplicationFiled: March 6, 2009Publication date: September 9, 2010Applicant: Atmel CorporationInventor: Ken M. Lam
-
Publication number: 20100224987Abstract: The present invention relates to a stress buffering package for a semiconductor component, wherein a stress buffering means comprises individual stress buffering elements that do not influence the stress buffering effect from each other. Furthermore the invention relates a method for manufacturing a stress buffering package for a semiconductor component.Type: ApplicationFiled: January 18, 2007Publication date: September 9, 2010Applicant: NXP B.V.Inventor: Hendrik P. Hochstenbach
-
Publication number: 20100224988Abstract: A semiconductor package substrate comprises a substrate core layer, and a land formed on one surface of the substrate core layer for mounting an external electrode terminal thereon. Then, a hole having a diameter smaller than that of the land is dug into the substrate core layer from a position in contact with the land, and the hole is filled with a low modulus resin exhibiting a modulus of elasticity lower than that of a material of the substrate core layer. In this way, the present invention accomplishes a reduction in size of a semiconductor package and improved electrical resistance of a semiconductor package during board level thermal cycle testing.Type: ApplicationFiled: March 3, 2010Publication date: September 9, 2010Inventors: Koji HOSOKAWA, Atsushi Tomohiro
-
Patent number: 7791195Abstract: A board structure, a ball grid array (BGA) package and method thereof and a solder ball and method thereof. The example solder ball may include a solder portion and a grooved connection portion, formed through a partitioning process, configured to fit a corresponding protruding portion on a board. The example BGA package may include a plurality of the example solder balls. The example board structure may include the example BGA package connected to the board via the grooved connection portions and the protruding portions.Type: GrantFiled: May 11, 2006Date of Patent: September 7, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Shin Kim
-
Patent number: 7786591Abstract: A cavity or die down ball grid array package includes an interposer substrate structure attached to the die. In an example, the interposer substrate reduces the interconnect length from a board to which the package mounts to power and ground pads on a top layer of the semiconductor or integrated circuit (IC) die. In this example, the interposer substrate also removes the requirement that power and ground pads be located on a periphery of the die. Power and ground pads can be located in an interior region on a top metal layer where they can be interconnected to the interposer substrate using electrically conductive bumps or wire bond(s).Type: GrantFiled: September 29, 2004Date of Patent: August 31, 2010Assignee: Broadcom CorporationInventors: Reza-ur Rahman Khan, Sam Ziqun Zhao
-
Patent number: 7786568Abstract: A WBGA semiconductor package primarily comprises a substrate, a chip, a chip-bonding adhesive, a plurality of bonding wires electrically connecting the chip and the substrate, an encapsulant to encapsulate the chip and the bonding wires, and a plurality of external terminals disposed under the substrate. The substrate has a depression for accommodating the chip-bonding adhesive and a slot for passing through bonding wires. The chip is partially embedded in the depression to dispose on the substrate. During the chip bonding step, the chip-bonding adhesive is confined in the depression in a manner to fill the gaps between the sides of the first chip and the inwalls around the depression to generate a non-planar adhering interface by partially covering the sides of the first chip. Therefore, the total package thickness is reduced, the delamination of the passivation layer and the fractures at the sides of the chip are avoided.Type: GrantFiled: September 30, 2008Date of Patent: August 31, 2010Assignee: Powertech Technology Inc.Inventor: Chin-Ti Chen
-
Publication number: 20100213611Abstract: A semiconductor device of the invention includes a first wiring layer including a signal wiring line formed therein, and a second wiring layer stacked on the first wiring layer and including a power-supply plane and/or ground plane formed therein, the power-supply plane or the ground plane is not formed at least within a part of the region of the second wiring layer facing the signal wiring line of the first wiring layer.Type: ApplicationFiled: February 18, 2010Publication date: August 26, 2010Applicant: Elpida Memory, Inc.Inventors: Satoshi Isa, Mitsuaki Katagiri
-
Publication number: 20100213600Abstract: An apparatus having a three-dimensional integrated circuit structure is described herein. The apparatus include an interposer for carrying a plurality of high and low-power chips. The high-power chips are attached and connected to one side of the interposer, while the low-power chips are attached and connected to the other side of the interposer. In generally, the high-power chips produce more heat than does the low-power chip during their operations. The interposer further include through silicon vias and redistribution layers for connecting the chips on both surfaces. In addition, the interposer assembly is attached and connected to a substrate layer, which is in turn attached and connected to a printed circuit board. In order to provide improve thermal management, the interposer surface carrying the high-power chips are oriented away from the circuit board. A heat spreader is attached to the back sides of the high-power chips for dissipating the heat.Type: ApplicationFiled: February 19, 2010Publication date: August 26, 2010Applicant: The Hong Kong University of Science and TechnologyInventors: Hon Shing Lau, Shi-Wei Lee, Matthew Ming Fai Yuen, Jingshen Wu, Chi Chuen Lo, Haibo Fan, Haibin Chen
-
Patent number: 7781900Abstract: One aspect of the invention relates to a semiconductor device including a housing and a semiconductor chip partly embedded in a plastic housing composition. Another aspect relates to a method for producing the same. The plastic housing composition has at least one host component having a softening temperature and an incorporated component having a phase change temperature. In this case, the softening temperature of the host component is greater than the phase change temperature of the incorporated component.Type: GrantFiled: June 9, 2005Date of Patent: August 24, 2010Assignee: Infineon Technologies AGInventors: Manuel Carmona, Anton Legen, Ingo Wennemuth
-
Publication number: 20100207273Abstract: Provided is a feeding method for feeding conductive balls to the insides of through holes of a mask reliably and efficiently so as to match a fine pitch. In the feeding method, a head (300), which can move over the surface of a feeding mask (200) and which is caused to give a directivity to micro balls (340) by a squeezee (310) for rotating around a feed port (320) to be fed with the micro balls (340), is used to feed the micro balls (340) to the insides of a plurality of through holes (210) formed in the feeding mask (200). At this time, the head (300) is moved while being oscillated, to feed the micro balls (340) to the insides of the through holes (210) while improving the probability, on which the micro balls (340) meet the through holes (210) of the feeding mask (200).Type: ApplicationFiled: January 17, 2008Publication date: August 19, 2010Inventor: Kengo Aoya
-
Publication number: 20100207272Abstract: A semiconductor device includes a chip comprising a contact element, a structured dielectric layer over the chip, and a conductive element coupled to the contact element. The conductive element comprises a first portion embedded in the structured dielectric layer, a second portion at least partially spaced apart from the first portion and embedded in the structured dielectric layer, and a third portion contacting a top of the structured dielectric layer and extending at least vertically over the first portion and the second portion.Type: ApplicationFiled: February 19, 2009Publication date: August 19, 2010Applicant: Infineon Technologies AGInventors: Rainer Steiner, Jens Pohl, Werner Robl, Markus Brunnbauer, Gottfried Beer
-
Patent number: 7776640Abstract: An image sensing device and a packaging method thereof is disclosed. The packaging method includes the steps of providing an adhesive layer; placing a substrate, having an opening, on the adhesive layer; disposing an image sensor within the opening on the adhesive layer; adding a filler between the image sensor and the substrate; connecting the image sensor and the substrate via a plurality of bonding wires; and removing the adhesive layer.Type: GrantFiled: September 26, 2008Date of Patent: August 17, 2010Assignee: Tong Hsing Electronic Industries Ltd.Inventors: Cheng-Lung Chuang, Chi-Cheng Lin
-
Publication number: 20100200988Abstract: Micro-addition of a metal to a Sn-based lead-free C4 ball is employed to enhance reliability. Specifically, a metal having a low solubility in Sn is added in a small quantity corresponding to less than 1% in atomic concentration. Due to the low solubility of the added metal, fine precipitates are formed during solidification of the C4 ball, which act as nucleation sites for formation multiple grains in the solidified C4 ball. The fine precipitates also inhibit rapid grain growth by plugging grain boundaries and act as agents for pinning dislocations in the C4 ball. The grain boundaries enable grain boundary sliding for mitigation of stress during thermal cycling of the semiconductor chip and the package on the C4 ball. Further, the fine precipitates prevent electromigration along the grain boundaries due to their pinned nature.Type: ApplicationFiled: October 26, 2009Publication date: August 12, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Mukta G. FAROOQ
-
Publication number: 20100200972Abstract: A BGA package primarily includes a leadless leadframe with a plurality of leads, a chip disposed on the leads, a die-attaching layer adhering to an active surface of the chip and the top surfaces of the leads, a plurality of bonding wires electrically connecting the chip to the leads, an encapsulant, and a plurality of solder balls. Each lead has a bottom surface including a wire-bonding area and a ball-placement area, moreover, a plurality of lips project from the bottom surfaces of the leads around the ball-placement areas. The encapsulant encapsulates the chip, the bonding wires, the die-attaching layer, and the top surfaces, the bottom surfaces except the ball-placement areas, and the laterals of the leads between the top surfaces and the bottom surfaces. A plurality of cavities are formed in the bottom of the encapsulant to expose the corresponding and embedded ball-placement areas. The lips have a plurality of internal sides exposed inside the cavities.Type: ApplicationFiled: May 14, 2008Publication date: August 12, 2010Inventor: Hung-Tsun Lin
-
Patent number: 7772708Abstract: A stackable die mounting system with an efficient interconnect is disclosed that can have a base chip carrier to interconnect a base integrated circuit die to a circuit board on a first side and to a second stacked integrated circuit on a second side. The second side can include a first region having a pad out configuration of a first input output (I/O) to transmit data to be stored by the stacked integrated circuit die. The base chip carrier can have a second region with a pad out of a second I/O that is configured to receive data transmitted by the stacked integrated circuit die wherein the pad out of the second port is translated and rotated about an axis from the pad out of the first region such that a busses with different functions can be vertically integrated from the circuit board.Type: GrantFiled: August 31, 2006Date of Patent: August 10, 2010Assignee: Intel CorporationInventors: Michael Leddige, James A. McCall, Ajit Deosthali, Brad Larson
-
Patent number: 7772705Abstract: Techniques for arranging ball grid arrays for producing low thermal resistance packages. One embodiment is for a ball grid array package that comprises a substrate, the substrate having a top surface and a bottom surface. A plurality of thermal balls are coupled to the bottom surface of the substrate, and at least one vias is positioned between every pair of the plurality of thermal balls. Other embodiments contemplate a ball grid array comprising thermal balls with a via located between every four thermal balls, wherein at least one vias is substituted for a thermal ball in the ball grid array.Type: GrantFiled: February 2, 2005Date of Patent: August 10, 2010Assignee: Toshiba America Electronic Components, Inc.Inventor: Masao Kaizuka
-
Publication number: 20100193936Abstract: A novel structure capable of reducing the stress in the insulating layer in the semiconductor element and thereby securing reliability is provided. When the semiconductor element and the substrate are connected with a solder, the stress generated in the insulating layer is reduced by placing a spherical core made of a material having a greater rigidity inside the solder and satisfying the following inequalities: 1 GPa<(Young's modulus of a encapsulation resin)<30 GPa, 20 ppm/k<(linear coefficient of expansion of the encapsulation resin)<200 ppm/k, and 10 MPa<(yield stress of the solder at room temperature)<30 MPa. At the time of connection, the thickness of the solder to be placed between the land on the surface of the semiconductor element and the core is adjusted to 1/10 or less of the terminal pitch.Type: ApplicationFiled: January 27, 2010Publication date: August 5, 2010Inventors: Hisashi TANIE, Nobuhiko Chiwata, Motoki Wakano, Takeyuki Itabashi
-
Publication number: 20100193948Abstract: The present invention relates to a connecting structure between semiconductor device 1 of a BGA type which has external electrode terminals 9 including column-like electrode 17, insulating layer 16 formed around the column-like electrode 17 and annular electrode 15 formed around the insulating layer 16, and a printed wiring board capable of mounting the semiconductor device 1 and including lower-layer electrode 28 to be soldered to column-like electrode 17 of the aforementioned external electrode terminal 9 and upper-layer electrode 27 to be soldered to annular electrode 15 of the aforementioned external electrode terminal 9. Column-like electrode 17 of semiconductor device 1 is soldered to lower-layer electrode 28 of printed wiring board 2. Annular electrode 15 of semiconductor device 1 is soldered to upper-layer electrode 27 of printed wiring board 2.Type: ApplicationFiled: January 10, 2007Publication date: August 5, 2010Applicant: NEC CORPORATIONInventor: Hironori Ohta
-
Patent number: 7768137Abstract: A semiconductor chip includes flip chip contacts that are arranged on contact surfaces of an active top side of the semiconductor chip. The contact surfaces are surrounded by a passivation layer that covers the active top side while leaving exposed the contact surfaces. The passivation layer includes thickened portions that surround the contact surfaces. The semiconductor chip formed with thickened portions around the contact surfaces is protected from delamination during packaging of the semiconductor chip to form a semiconductor device.Type: GrantFiled: May 8, 2006Date of Patent: August 3, 2010Assignee: Infineon Technologies AGInventors: Gerald Ofner, Ai Min Tan, Mary Teo
-
Publication number: 20100176502Abstract: A wafer level vertical diode package structure includes a first semiconductor layer, a second semiconductor layer, an insulative unit, a first conductive structure, and a second conductive structure. The second semiconductor layer is connected with one surface of the first semiconductor layer. The insulative unit is disposed around a lateral side of the first semiconductor layer and a lateral side of the second semiconductor layer. The first conductive structure is formed on a top surface of the first semiconductor layer and on one lateral side of the insulative layer. The second conductive structure is formed on a top surface of the second semiconductor layer and on another opposite lateral side of the insulative layer.Type: ApplicationFiled: January 12, 2009Publication date: July 15, 2010Inventors: Bily Wang, Sung-Yi Hsiao, Jack Chen
-
Publication number: 20100171217Abstract: A through-wafer interconnect for imager, memory and other integrated circuit applications is disclosed, thereby eliminating the need for wire bonding, making devices incorporating such interconnects stackable and enabling wafer level packaging for imager devices. Further, a smaller and more reliable die package is achieved and circuit parasitics (e.g., L and R) are reduced due to the reduced signal path lengths.Type: ApplicationFiled: March 17, 2010Publication date: July 8, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Salman Akram, Charles Watkins, Mark Hiatt, David Hembree, James Wark, Warren Farnworth, Mark Tuttle, Sidney Rigg, Steven Oliver, Kyle Kirby, Alan Wood, Lu Velicky
-
Publication number: 20100164101Abstract: Disclosed is a ball land structure suitable for use with a semiconductor package. The ball land structure includes a ball land and a barrier on a core. The barrier may be configured to connect to the ball land so as to form a barrier hole between an edge of the ball land and an edge of the barrier thus exposing a portion of the core. A solder mask may be deposited on the ball land and a portion of the core exposed by the barrier hole so as to partially expose the core.Type: ApplicationFiled: December 22, 2009Publication date: July 1, 2010Inventors: Wang-Jae Lee, Yong-Jin Jung, Jung-Hyeon Kim
-
Patent number: 7745944Abstract: Microelectronic devices having intermediate contacts, and associated methods of packaging microelectronic devices with intermediate contacts, are disclosed herein. A packaged microelectronic device configured in accordance with one embodiment of the invention includes a microelectronic die attached to an interconnecting substrate. The microelectronic die includes an integrated circuit electrically coupled to a plurality of terminals. Each of the terminals is electrically coupled to a corresponding first contact on the die with an individual wire-bond. Each of the first contacts on the die is electrically coupled to a corresponding second contact on the interconnecting substrate by a conductive coupler such as a solder ball.Type: GrantFiled: August 31, 2005Date of Patent: June 29, 2010Assignee: Micron Technology, Inc.Inventor: Setho Sing Fee
-
Publication number: 20100148363Abstract: A ball grid array (BGA) package includes a substrate layer having first and second sides. A semiconductor chip is attached to the first side of the substrate layer by a dielectric adhesive layer. A plurality of solder balls are attached to the second side of the substrate layer. The solder balls may be set out by rows and columns. A plurality of wires electrically connect the semiconductor chip to the solder balls. A layer of encapsulating compound is deposited over the semiconductor chip. A step cavity of a selected depth and shape is formed in the layer of encapsulating compound at or near the edge or periphery of the layer of encapsulating compound. The step cavity is separated from the solder balls by the substrate layer but spans over a plurality of selected solder balls.Type: ApplicationFiled: December 16, 2008Publication date: June 17, 2010Applicant: STMicroelectronics, Inc.Inventors: Kim-Yong Goh, Jing-En Luan
-
Publication number: 20100140801Abstract: In a device acting as a semiconductor device, a first chip has a first protective layer pattern while a second chip has a second protective layer pattern which is two-dimensionally symmetrical with the first protective layer pattern to provide a reflection symmetrical relationship between the first and the second protective layer patterns. When the first and the second chips form a back-to-back structure, both the first and the second protective layer patterns are completely superposed with each other.Type: ApplicationFiled: December 7, 2009Publication date: June 10, 2010Applicant: ELPIDA MEMORY, INC.Inventors: Satoshi Anbai, Motoo Washiya
-
Patent number: 7732921Abstract: A window-type BGA semiconductor package is revealed, primarily comprising a substrate with a wire-bonding slot, a chip disposed on a top surface of the substrate, and a plurality of bonding wires passing through the wire-bonding slot. A plurality of plating line stubs are formed on a bottom surface of the substrate, connect the bonding fingers on the substrate and extend to the wire-bonding slot. The bonding wires electrically connect the bonding pads of the chip to the corresponding bonding fingers of the substrate. The plating line stubs are compliant to the wire-bonding paths of the bonding wires correspondingly connected at the bonding fingers, such as parallel to the overlapped arrangement, to avoid electrical short between the plating line stubs and the bonding wires with no corresponding relationship of electrical connections.Type: GrantFiled: March 27, 2008Date of Patent: June 8, 2010Assignee: Powertech Technology Inc.Inventors: Wen-Jeng Fan, Yi-Ling Liu, Shin-Hui Huang, Tsai-Chuan Yu
-
Publication number: 20100133680Abstract: The present invention relates to a wafer level package and a method of manufacturing the same and a method of reusing a chip and provides a wafer level package including a chip; a removable resin layer formed to surround side surfaces and a lower surface of the chip; a molding material formed on the lower surface of the removable resin layer; a dielectric layer formed over the removable resin layer including the chip and having via holes to expose portions of the chip; redistribution lines formed on the dielectric layer including insides of the via holes to be connected to the chip; and a solder resist layer formed on the dielectric layer to expose portions of the redistribution lines. Also, the present invention provides a method of manufacturing a wafer level package and a method of reusing a chip.Type: ApplicationFiled: January 7, 2009Publication date: June 3, 2010Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Joon Seok KANG, Sung YI, Young Do KWEON
-
Patent number: 7728440Abstract: A semiconductor device includes: a semiconductor chip mounted on a mounting substrate; a first resin filling a gap between the chip and the substrate; a frame-shaped stiffener surrounding the chip; a first adhesive for bonding the stiffener to the substrate; a lid for covering the stiffener and an area surrounded by the stiffener; and a second resin filling a space between the stiffener and the chip. A thermal expansion coefficient of the second resin is smaller than that of the first resin. The first resin includes an underfill part filling a gap between the chip and the substrate and a fillet part extended from the chip region.Type: GrantFiled: January 23, 2004Date of Patent: June 1, 2010Assignee: NEC Electronics CorporationInventor: Hirokazu Honda
-
Publication number: 20100127380Abstract: Leadframe-free semiconductor packages and methods for making and using the same are described. The semiconductor packages contain an interconnect structure comprising an array of land pads. The interconnect structure is formed from and routed using a printable or wirebondable conductive material and is not formed using any etching procedure. A solderable mask covers the interconnect structure except for the land pads. A die containing an integrated circuit device is connected to the interconnect structure by either a wirebonding process or by a flipchip process. The land pad arrays can contain a solder connector, such as a solder ball or bump, that can be used to connect the semiconductor package to a printed circuit board. Other embodiments are described.Type: ApplicationFiled: November 26, 2008Publication date: May 27, 2010Inventors: Manolito Galera, Leocadio Morona Alabin
-
Patent number: 7723854Abstract: This assembly of an object and a support is achieved by using solder bumps. At least two wettability areas are made respectively on an object and on a support. Each solder bump ensures electrical contact and mechanical fixing firstly to one of the wettability areas of object and secondly to one of the wettability areas of support. The melting temperature of solder bumps is lower than the melting temperature of each of the wettability areas. Each wettability area of the object forms an angle of 70° to 110° with respect to each wettability area of the support and the object and the support are mutually distant from one another.Type: GrantFiled: May 14, 2007Date of Patent: May 25, 2010Assignee: Commissariat a l'Energie AtomiqueInventors: Christophe Kopp, Francois Baleras, Christophe Martinez
-
Patent number: 7723831Abstract: A semiconductor package includes a substrate having contacts, and a discrete component on the substrate in electrical communication with the contacts. The package also includes a semiconductor die on the substrate in electrical communication with the contacts, and a die attach polymer attaching the die to the substrate. The die includes a recess, and the discrete component is contained in the recess encapsulated in the die attach polymer. A method for fabricating the package includes the steps of: attaching the discrete component to the substrate, placing the die attach polymer on the discrete component and the substrate, pressing the die into the die attach polymer to encapsulate the discrete component in the recess and attach the die to the substrate, and then placing the die in electrical communication with the discrete component. An electronic system includes the semiconductor package mounted to a system substrate.Type: GrantFiled: June 25, 2007Date of Patent: May 25, 2010Assignee: Micron Technology, Inc.Inventors: Chua Swee Kwang, Chia Yong Poo
-
Patent number: 7719107Abstract: A semiconductor device comprises an IC chip body and a package substrate that has thereon many external electrodes arranged in a two-dimensional grid configuration. Groups of signal lines that are likely to emit noise (noisy signal lines) are separated and spaced apart from groups of signal lines that are susceptible to noise (noise susceptible signal lines). Each of the noisy signal lines and noise susceptible signal lines is connected to an associated member of an associated IC pad group separated and spaced apart from other IC pad groups. Further, each of the noisy signal lines and noise susceptible signal lines is connected to an associated member of an associated external electrode group selected from the multiplicity of external electrodes arranged in a two-dimensional grid configuration on the package substrate. Thus, groups of potentially interfering signal lines are mutually separated and spaced apart from one another, thereby suppressing the noise.Type: GrantFiled: September 23, 2004Date of Patent: May 18, 2010Assignee: Rohm Co., Ltd.Inventor: Fumihiko Terasaki
-
Patent number: 7718523Abstract: A solder attach film includes a first cover film, a flux layer, a solder layer, and a second cover film, and it can be treated or kept in a roll shape. A solder ball forming method using the solder attach film includes preparing a semiconductor package or a semiconductor die, adhering the solder attach film, gridding, and reflowing. In the solder attach film adhering operation, the first cover film and the second cover film are removed, and the flux layer is adhered to electrically conductive pads of the semiconductor package or the semiconductor die. Subsequently, in the reflowing operation, the flux layer is volatilized and removed, and the solder layer is fused and fixed to the electrically conductive pads, so that solder balls are formed.Type: GrantFiled: October 19, 2007Date of Patent: May 18, 2010Assignee: Amkor Technology, Inc.Inventors: Min Yoo, Tae Seong Kim, Ji Young Chung
-
Publication number: 20100117218Abstract: The present invention relates to a stacked wafer level package and a method of manufacturing the same. The stacked wafer level package in accordance with the present invention can improve a misalignment problem generated in a stacking process by performing a semiconductor chip mounting process, a rearrangement wiring layer forming process, the stacking process and so on after previously bonding internal connection means for interconnection between stacked electronic components to a conductive layer for forming a rearrangement wiring layer, thereby improving reliability and yield and reducing manufacturing cost.Type: ApplicationFiled: July 13, 2009Publication date: May 13, 2010Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Seung Wook Park, Young Do Kweon, Jin Gu Kim, Ju Pyo Hong, Hee Kon Lee, Hyung Jin Jeon, Jing Li Yuan, Jong Yun Lee
-
Publication number: 20100117229Abstract: The invention relates to a ball-limiting metallurgy stack for an electrical device that contains at least one copper layer disposed upon a Ti adhesion metal layer. The ball-limiting metallurgy stack resists Sn migration toward the upper metallization of the device.Type: ApplicationFiled: January 12, 2010Publication date: May 13, 2010Inventors: Madhav Datta, Dave Emory, Subhash M. Joshi, Susanne Menezes, Doowon Suh
-
Patent number: RE41369Abstract: A semiconductor device includes at least one semiconductor structure having a plurality of external connection portions on an upper surface, and an insulating member which is made of a resin containing reinforcing materials and arranged on a side of the semiconductor structure. An insulating film is formed on the upper surface of the semiconductor structure, except the external connection portions, and on an upper surface of the insulating member. A plurality of upper wirings each of which has a connection pad portion are located on an upper side of the insulating film and electrically connected to a corresponding one of the external connection portions of the semiconductor structure. The connection pad portion of at least one of the upper wirings is arranged above an upper surface of the insulating member.Type: GrantFiled: April 19, 2007Date of Patent: June 8, 2010Assignee: Casio Computer Co., Ltd.Inventor: Hiroyasu Jobetto
-
Patent number: RE41721Abstract: A semiconductor device comprising a semiconductor pellet mounted on a pellet mounting area of the main surface of a base substrate, in which first electrode pads arranged on the back of the base substrate are electrically connected to bonding pads arranged on the main surface of the semiconductor pellet. The base substrate is formed of a rigid substrate, and its first electrode pads are electrically connected to the second electrode pads arranged on its reverse side. The semiconductor pellet is mounted on the pellet mounting area of the main surface of the base substrate, with its main surface downward, and its bonding pads are connected electrically with the second electrode pads of the base substrate through bonding wires passing through slits formed in the base substrate.Type: GrantFiled: July 7, 2000Date of Patent: September 21, 2010Assignee: Renesas Electronics CorporationInventors: Atsushi Nakamura, Kunihiko Nishi
-
Patent number: RE41722Abstract: A semiconductor device comprising a semiconductor pellet mounted on a pellet mounting area of the main surface of a base substrate, in which first electrode pads arranged on the back of the base substrate are electrically connected to bonding pads arranged on the main surface of the semiconductor pellet. The base substrate is formed of a rigid substrate, and its first electrode pads are electrically connected to the second electrode pads arranged on its reverse side. The semiconductor pellet is mounted on the pellet mounting area of the main surface of the base substrate, with its main surface downward, and its bonding pads are connected electrically with the second electrode pads of the base substrate through bonding wires passing through slits formed in the base substrate.Type: GrantFiled: March 26, 2002Date of Patent: September 21, 2010Assignee: Renesas Electronics Corp.Inventors: Atsushi Nakamura, Kunihiko Nishi