Logic Level Shifting (i.e., Interface Between Devices Of Different Logic Families) Patents (Class 326/63)
-
Patent number: 7176724Abstract: A very low voltage swing is used to achieve very high data rates (up to 4 Gbps double data rate) at very low power consumption. A differential signaling approach is used for noise rejection, and a constant current approach also is used to minimize switching noise.Type: GrantFiled: February 24, 2005Date of Patent: February 13, 2007Assignee: Northrop Grumman CorporationInventor: Kenneth A. Delson
-
Patent number: 7173453Abstract: A circuit according to some embodiments of the invention includes a first differential to single ended translator having a first output, a second differential to single ended translator having a second output, and a latch coupled to the first output and the second output, where the latch is configured to select the slower of the first output and the second output.Type: GrantFiled: December 17, 2004Date of Patent: February 6, 2007Assignee: Cypress Semiconductor Corp.Inventors: Stephen M. Prather, Matthew S. Berzins, Jeffrey W. Waldrip
-
Patent number: 7151391Abstract: An integrated circuit for level-shifting voltage signals comprising an input/output pad, and an input/output circuit coupled to the output pad having a plurality of devices operating with a bias supply voltage operable to shift between the range of the bias supply voltage to the range of an input/output supply voltage that is higher than the bias supply voltage is provided. In addition, an integrated circuit comprises an input circuit coupled to an input pad operable to input shift signals from an input/output supply voltage range to a core supply voltage range, an output circuit coupled to an output pad operable to shift output signals from a bias supply voltage range to an input/output supply voltage range, and a core circuit coupled to the input and output circuits and having a gate dielectric thickness substantially similar to a gate dielectric thickness of the input circuit and the output circuit.Type: GrantFiled: May 24, 2004Date of Patent: December 19, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ker-Min Chen, Kuo-Ji Chen
-
Patent number: 7148724Abstract: The signal output circuit 1 includes a first and a second emitter follower circuit, and a comparator 20. The comparator 20 receives output signals from the first and the second emitter follower circuit, and outputs a result of comparison in magnitude between those signals. The comparator 20 includes a transistor T5 (fifth transistor), a transistor T6 (sixth transistor), a resistance element R3, and a current mirror circuit 30. The resistance element R3 connects the emitters of the transistor T5 and of the transistor T6. To the collectors of the transistor T5 and the transistor T6, the current mirror circuit 30 is connected.Type: GrantFiled: April 27, 2006Date of Patent: December 12, 2006Assignee: NEC Electronics CorporationInventor: Hisao Oguri
-
Patent number: 7132855Abstract: A level shifter for use in a semiconductor device, includes: a first transferring unit for transferring an input signal to an inverted output node in response to a negative voltage; a second transferring unit for supplying a power supply voltage to an output node in response to the input signal; and a third transferring unit coupled to the inverted output node and the output node for supplying the negative voltage to the output node in response to an output of the first transferring unit.Type: GrantFiled: January 5, 2005Date of Patent: November 7, 2006Assignee: Hynix Semiconductor Inc.Inventors: Hee-Bok Kang, Jin-Hong Ahn
-
Patent number: 7129751Abstract: A level shifter may reduce leakage current and provide firewall protection between circuits of different voltage domains when one voltage domain is in a standby mode. The level shifter may either couple or decouple input circuitry from a reference voltage in response to a firewall enable signal, may translate signals between a first voltage domain and a second voltage domain when the firewall enable signal is deasserted, and may generate an output signal having a predetermined one of either a high or low state when the firewall enable signal is asserted.Type: GrantFiled: June 28, 2004Date of Patent: October 31, 2006Assignee: Intel CorporationInventors: Mirza M. Jahan, Noor E. Sarwar
-
Patent number: 7129752Abstract: An improved level shifter circuit with AC feed-forward is disclosed. The integrated circuit device includes a first circuit part biased from a lower voltage supply and a second circuit part biased from a higher voltage supply. One of the circuit parts has an RS flip-flop with two complementary signal outputs and the other one has a signal input and a first and a second switching transistor. The first and the second switching transistors each have a current channel DC coupled in series with a respective cascode-connected transistor which is connected to a respective one of the signal outputs. One of these outputs is coupled to the input through a first feed-forward AC series circuit of an inverter and a first coupling capacitor, and the other output is coupled to the input through a second feed-forward AC circuit including a second coupling capacitor.Type: GrantFiled: January 24, 2005Date of Patent: October 31, 2006Assignee: Texas Instruments IncorporatedInventor: Erich Bayer
-
Patent number: 7126377Abstract: A source-follower transistor based buffer provides high linearity. A replica transistor is used to generate a replica voltage substantially equal to the output voltage of the buffer. The replica voltage is level shifted by a level shift circuit and applied at the drain of the source-follower transistor to improve the linearity of the buffer. The buffer may be used in conjunction with a switched-capacitor sampling circuit. A damping circuit may be used to reduce charge glitches due to sampling. The damping circuit may be a low pass filter. The buffer may be used in an interface circuit that produces an output signal from an input signal and controls the level of the output signal.Type: GrantFiled: February 16, 2006Date of Patent: October 24, 2006Assignee: Broadcom CorporationInventors: Todd L. Brooks, Anilkumar V. Tammineedi
-
Patent number: 7112996Abstract: A level shifter includes an input buffer, a level shifting circuit, a voltage level detecting circuit, an output buffer and a reference logic circuit. The input buffer buffers a small range input signal to output a small range signal. The level shifting circuit transforms the small range signal into a first wide range signal. The voltage level detecting circuit detects whether a power voltage of a low voltage stage is at the ground level, and prevents an indefinite logic state of the level shifter. The output buffer buffers the first wide range signal to output a second wide range signal. The reference logic circuit generates a wide range signal having a predetermined logic status when the power voltage is at the ground level. Thus, a leakage current of the level shifter is reduced.Type: GrantFiled: July 19, 2004Date of Patent: September 26, 2006Assignee: Samsung Electronics, Co., Ltd.Inventor: Jong-Hwa Lee
-
Patent number: 7112998Abstract: A system and method for level shifting a core, lower voltage in a one-stage level shift device to produce a higher, driving voltage. The system includes a first device that optimally functions with a first voltage and that outputs the first voltage. The system also includes a one-stage level shift device that receives the first voltage and shifts the first voltage to a second voltage without an intermediate voltage, the second voltage being higher than the first voltage. The system also includes a second device that receives the second voltage to optimally function. In some cases, the first voltage can be a periodic wave such that the higher voltage is produced with one portion of the level shift device during a first portion of the wave and another portion of the level shift device during a second portion of the wave.Type: GrantFiled: March 3, 2005Date of Patent: September 26, 2006Assignee: Broadcom CorporationInventor: Janardhanan S. Ajit
-
Patent number: 7112995Abstract: A shifter circuit comprises a high and low voltage buffer stages and an output buffer stage. The high voltage buffer stage comprises multiple transistors arranged in a transistor stack having a plurality of intermediate nodes connecting individual transistors along the stack. The transistor stack is connected between a voltage level being shifted to and an input voltage. An inverter of this stage comprises multiple inputs and an output. Inverter inputs are connected to a respective intermediate node of the transistor stack. The low voltage buffer stage has an input connected to the input voltage and an output, and is operably connected to the high voltage buffer stage. The low voltage buffer stage is connected between a voltage level being shifted away from and a lower voltage. The output buffer stage is driven by the outputs of the high voltage buffer stage inverter and the low voltage buffer stage.Type: GrantFiled: August 18, 2004Date of Patent: September 26, 2006Assignee: Idaho Research Foundation, Inc.Inventors: Erik J. Mentze, Herbert L. Hess, Kevin M. Buck, David F. Cox
-
Patent number: 7106101Abstract: The present invention relates generally to functional pathway configurations at the interfaces between integrated circuits (ICs) and the circuit assemblies with which the ICs communicate. More particularly, the present invention relates generally to the functional pathway configuration at the interface between a semiconductor device (e.g., computer chips like microcontrollers, microprocessors, application specific integrated circuits (ASIC), programmable gate arrays (PGA) and other devices and/or combinations thereof) and the circuitry of a system including the chip. Even more particularly, the present invention relates to a 14-pin microcontroller functional pathway configuration for the interface between the microcontroller and a system in which the microcontroller is embedded to support infrared communications.Type: GrantFiled: May 21, 2001Date of Patent: September 12, 2006Assignees: Microchip Technology Inc., Aegis Technologies LLCInventors: Mark Palmer, Steven Eric Schlanger
-
Patent number: 7098693Abstract: A bi-directional voltage translator is disclosed. The bi-directional voltage translator includes a step-up voltage translator for converting signals of a first voltage level to signals of a second voltage level, and a step-down voltage translator for converting signals of the second voltage level to signals of the first voltage level. The step-up voltage translator includes a first source sense circuit, a first block feedback circuit and a first output driver circuit. The step-down voltage translator includes a second source sense circuit, a second block feedback circuit and a second output driver circuit.Type: GrantFiled: August 31, 2004Date of Patent: August 29, 2006Assignee: International Business Machines CorporationInventors: Mark Elliot Andresen, Robert Joseph Christopher, James Joseph Parsonese, William Roff Thomas, Wilson Velez, David Eduardo Vieira, Menlo Wuu
-
Patent number: 7093144Abstract: A circuit and method are provided enabling the transfer of signals from a first voltage domain to a second voltage domain. The circuit comprises level shifters enabling the signal transfer, and is space-efficient and power efficient. A 3-wire serial protocol is used to enable the serial transmission of signals across the voltage domain boundary, and provides two distinct reset states.Type: GrantFiled: February 25, 2004Date of Patent: August 15, 2006Assignee: Analog Devices, Inc.Inventor: Jonathan P. Skroch
-
Patent number: 7091767Abstract: In a level conversion circuit mounted in an integrated circuit device using a plurality of high- and low-voltage power supplies, the input to the differential inputs are provided. In a level-down circuit, MOS transistors that are not supplied with 3.3 V between the gate and drain and between the gate and source use a thin oxide layer. In a level-up circuit, a logic operation function is provided.Type: GrantFiled: January 25, 2005Date of Patent: August 15, 2006Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd.Inventors: Kazuo Tanaka, Hiroyuki Mizuno, Rie Nishiyama, Manabu Miyamoto
-
Patent number: 7085177Abstract: An apparatus comprising a first transistor pair, second transistor pair, a third transistor pair and a fourth transistor pair. The first transistor pair may be (i) implemented as thin oxide devices and (ii) configured to receive a differential input signal. The second transistor pair may be (i) implemented as thick oxide devices and (ii) configured to generate a differential output signal in response to the differential input signal. The output signal has a voltage higher than the input signal. The third transistor pair may be (i) connected between the first and second transistor pairs and (ii) configured to protect the first transistor pair. The fourth transistor pair may be (i) connected between the third transistor pair and a ground and (ii) configured to increase an operating speed of the apparatus.Type: GrantFiled: September 30, 2004Date of Patent: August 1, 2006Assignee: LSI Logic CorporationInventor: Scott C. Savage
-
Patent number: 7081786Abstract: In a level shifter, first and second PMOS transistors are connected in series between first and second power sources for supplying first high level and low level voltages, respectively, and a capacitor is formed between a contact point of the first and second transistors and the second transistor's gate. A third PMOS transistor is diode-connected and connected between the first and second transistors' gates. When a second low level voltage is input to the first transistor's gate, a second high level voltage is output to the contact point according to an on resistance ratio of the first and second transistors. When a first high level voltage is input to the first transistor's gate, the second transistor is bootstrapped according to the voltage charged to the capacitor so that a first low level voltage is substantially output to the contact point.Type: GrantFiled: April 1, 2005Date of Patent: July 25, 2006Assignee: Samsung SDI Co., Ltd.Inventor: Dong-Yong Shin
-
Patent number: 7075335Abstract: A first and a second semiconductor switching elements are provided in parallel between a first supply voltage and a second negative reference voltage to become conductive based on an input signal. A first and a second high breakdown voltage semiconductor switching elements are provided in serial to the first and second semiconductor switching elements and kept normally conductive. A first current source circuit supplies a first current to the first and second semiconductor switching elements. A second current source circuit is connected in parallel with the first current source to supply a second current only for a certain period of time.Type: GrantFiled: September 28, 2004Date of Patent: July 11, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Sawkiun Chin, Satoru Kodama
-
Patent number: 7068074Abstract: A voltage level translator circuit for translating an input signal referenced to a first voltage level to an output signal referenced to a second voltage level includes an input stage for receiving the input signal. The input stage includes at least one transistor device having a first threshold voltage associated therewith. The voltage level translator circuit further includes a latch circuit operative to store a signal representative of a logical state of the input signal. The latch circuit includes at least one transistor device having a second threshold voltage associated therewith, the second threshold voltage being greater than the first threshold voltage. A voltage clamp is operatively connected between the input stage and the latch circuit, the voltage clamp being configured to limit a voltage across the input stage based, at least in part, on a control signal presented thereto.Type: GrantFiled: June 30, 2004Date of Patent: June 27, 2006Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John C. Kriz, Antonio M. Marques, Bernard L. Morris
-
Patent number: 7068073Abstract: The output of an open-collector comparator and a programmable logic device are connected to a high voltage differential device. In conjunction with the comparator output, the programmable logic device controls the diffsense prime signal sent to the high voltage differential device in order to switch it on or off.Type: GrantFiled: March 17, 2001Date of Patent: June 27, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventor: Anthony J Benson
-
Patent number: 7046037Abstract: Input buffer circuitry for handling high-speed differential input signals on an integrated circuit is provided. The input buffer circuitry may use two parallel differential input buffers with overlapping input-voltage ranges. Logic on the integrated circuit may be powered at a core-logic power supply voltage. Input-output circuitry on the integrated circuit may be powered at an input-output voltage level. To improve the performance of the input buffers in the overlap range, at least one the input buffers can be powered using a total power supply voltage drop that exceeds the core-logic power supply level. One of the input buffers may be configured to handle lower-voltage input signals. This input buffer may be powered using the input-output power supply level.Type: GrantFiled: June 15, 2005Date of Patent: May 16, 2006Assignee: Altera CorporationInventors: Jeffrey Tyhach, Bonnie Wang, Chiakang Sung, Khai Nguyen
-
Patent number: 7038495Abstract: Provided is a circuit to convert input CMOS level signals having a predetermined duty cycle to CML level signals having a higher duty cycle. The circuit includes two differential transistor pairs connected together. The two differential pairs are constructed and arranged to use gates of the associated transistors as inputs to receive and combine a number of phase shifted CMOS input signals. The combined CMOS input signal are converted to CML level signals which are provided as circuit outputs.Type: GrantFiled: June 16, 2004Date of Patent: May 2, 2006Assignee: Broadcom CorporationInventor: Ka Lun Choi
-
Patent number: 7023241Abstract: A circuit for converting voltage levels that comprises a first power supply providing a first voltage level, a second power supply providing a second voltage level, a first transistor formed between the first and second power supplies including a gate electrode for receiving an input signal including a first state and a second state, a second transistor formed between the first transistor and the second power supply including a gate electrode for receiving a bias voltage, and a current source formed between the second transistor and the second power supply providing a current in response to the first state of the input signal, wherein a voltage level at a node disposed between the second transistor and the current source is pulled to a third voltage level in response to the first state of the input signal, and pulled to the second voltage level in response to the second state of the input signal.Type: GrantFiled: April 14, 2004Date of Patent: April 4, 2006Assignee: Winbond Electronics CorporationInventor: Kuen-Shan Chang
-
Patent number: 7006389Abstract: A method and apparatus is provided for a voltage translator for performing a voltage-level translation of a signal. The voltage translator of the present invention includes a first transistor that is coupled to a control signal. The control signal is in a first voltage range. The voltage translator also includes a first one-shot circuit driven by the first transistor. The first one-shot circuit is capable of providing a pulse. The voltage translator also includes a second transistor capable of receiving a complementary signal of the control signal. A first pair and a second pair of transistors are included in the voltage translator. Each pair of transistors is operatively coupled to the first and second transistors. The first and second pairs of transistors are adapted to provide a transition of a signal from a first voltage range to a second voltage range.Type: GrantFiled: December 12, 2003Date of Patent: February 28, 2006Assignee: Micron Technology, Inc.Inventor: Michael V. Cordoba
-
Patent number: 7002371Abstract: A level shifter with cross coupled inverters having different threshold voltages. The output of the level shifter is pulled to a known voltage state during power up. In some examples, one of the inverters includes an additional N-channel transistor wherein the threshold voltage is greater the threshold voltage of the other inverter due to the additional transistor.Type: GrantFiled: December 29, 2003Date of Patent: February 21, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Kiyoshi Kase, May Len, Dzung T. Tran
-
Patent number: 7002373Abstract: A circuit for converting voltage levels for a liquid crystal display panel that comprises a signal including a first state of a first voltage level and a second state of a second voltage level, a first power supply providing the first voltage level, a first high-voltage transistor including a gate electrode coupled to the first power supply, a first electrode receiving the signal, and a second electrode coupled to a node, a second power supply providing a third voltage level, and a second high-voltage transistor including a first electrode coupled to the second power supply and a second electrode coupled to the node, wherein a voltage level at the node is pulled to approximately the third voltage level in response to the first state of the signal, and pulled to approximately the second voltage level in response to the second state of the signal.Type: GrantFiled: April 8, 2004Date of Patent: February 21, 2006Assignee: Winbond Electronics CorporationInventor: Kuen-Shan Chang
-
Patent number: 6982571Abstract: Systems for translating voltage levels of digital signals are provided. An exemplary system comprises a circuit board operative to use a first digital signal and a second digital signal. The first digital signal operates between a first voltage and a second voltage, with the first voltage corresponding to a logic 0 and the second voltage corresponding to a logic 1. The second digital signal operates between a third voltage and a fourth voltage, with the third voltage and the fourth voltage exhibiting an average value, the absolute value of which is at least an order of magnitude different than an average value of the first voltage and the second voltage. The circuit board is further operative to use the first digital signal to produce the second digital signal. Methods and other systems also are provided.Type: GrantFiled: December 4, 2003Date of Patent: January 3, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Kenneth J. Eldredge, Michael C. Allyn
-
Patent number: 6980194Abstract: A level shifter includes first and second P-type TFTs for latching a level of first and second output nodes, first and second N-type TFTs for setting the level of the first and second output nodes, and a drive circuit. The drive circuit includes third to eighth N-type TFTs providing, in response to rising and falling edges of an input signal, a voltage higher than a threshold voltage of the first and second N-type TFTs, between the gate and source of the first and second N-type TFTs, and includes first and second capacitors and a resistor element. Accordingly, even if an amplitude voltage of an input signal is smaller than the threshold voltage of the first and second N-type TFTs, the level shifter operates normally.Type: GrantFiled: March 3, 2003Date of Patent: December 27, 2005Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Youichi Tobita
-
Patent number: 6946893Abstract: A level conversion circuit is composed of a level shift circuit for supplying a level-converted signal in the same phase as the input signal and a signal in the reverse phase thereto and a follow-up circuit responsive to the earlier of the output signals of the level shift circuit for generating an output signal, wherein the follow-up circuit consists of an inverter circuit in which two p-channel type MOS transistors and two n-channel type MOS transistors are connected in series between a first voltage terminal and a second voltage terminal, of which one pair is used as input transistors and the remaining pair of transistors are subjected to feedback based on the output signal of the level shift circuit to be quickly responsive to the next variation.Type: GrantFiled: June 22, 2004Date of Patent: September 20, 2005Assignees: Renesas Technology Corp., Hitachi Ulsi Systems Co., Ltd.Inventors: Hirokatsu Hayashi, Toshiro Takahashi
-
Patent number: 6946876Abstract: Noise of a low frequency band, generated inside a logic circuit, is remarkably reduced. A semiconductor integrated circuit device is provided with: a high voltage supply circuit generating, from a high voltage external power supply that is externally input, a high voltage internal power supply having a certain voltage level; and a low voltage supply circuit generating, from a low voltage external power supply that is externally input, a low voltage internal power supply having a certain voltage level. In inputting/outputting a signal between a logic circuit block and an I/O unit, a signal level is shifted through a level shifter unit. Since the logic circuit block is operated by the high voltage internal power supply and the low voltage internal power supply, the inductance in the semiconductor integrated circuit device is not subjected directly to DC fluctuation in consumed currents. Therefore, the characteristic impedance of power supply becomes equivalently smaller, thereby reducing low frequency noise.Type: GrantFiled: November 13, 2003Date of Patent: September 20, 2005Assignee: Hitachi, Ltd.Inventors: Takeshi Isezaki, Toshiro Takahashi
-
Patent number: 6940332Abstract: A level shift circuit realizes a high-speed and power-saved operation particularly when the input voltage is at a low level. The level shift circuit includes a first gate voltage control circuit controlled by an inverted signal of an input signal, which is inserted between a gate of a third transistor and a second output terminal; a second gate voltage control circuit controlled by the input signal, which is inserted between a gate of a fourth transistor and a first output terminal; a first transistor; and a second transistor. When the input signal shifts from “H” to “L”, the first transistor turns OFF, the third transistor is turned ON by the first gate voltage control circuit, and then a voltage of the first output terminal rises. The second transistor turns ON, the fourth transistor is turned OFF by the second gate voltage control circuit, and the voltage of the second output terminal goes down.Type: GrantFiled: October 9, 2003Date of Patent: September 6, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Seiji Yamahira, Norio Hattori, Ken Arakawa
-
Patent number: 6930515Abstract: Level shifting and amplified level shifting circuit topologies are provided that include two or more level shifting or amplified level shifting circuits. The level shifting circuits receive a variable and fixed input and generate a variable and fixed output that are level shifted with respect to the input signals. The amplified level shifting circuits receive a variable and fixed input and generate a variable and fixed output that are level shifted and amplified with respect to the input signals. These circuits may be utilized to form a detection circuit that detects a difference in the output signals.Type: GrantFiled: September 2, 2004Date of Patent: August 16, 2005Assignee: O2 Micro International LimitedInventors: Liusheng Liu, Guoxing Li
-
Patent number: 6924689Abstract: A core voltage to input output voltage level shifter of the type that uses a reference voltage source to generate a reference voltage to limit a drain voltage on at least one voltage sensitive node connected to a voltage sensitive switching device, that resides on a high voltage domain. A feed back line runs from the voltage sensitive node to the reference voltage source. A feed back structure varies the reference voltage in response to the drain voltage on the at least one voltage sensitive node, and thereby maintains the drain voltage at a substantially constant desired value.Type: GrantFiled: June 10, 2002Date of Patent: August 2, 2005Assignee: LSI Logic CorporationInventors: Todd A. Randazzo, E. Wayne Porter
-
Patent number: 6924667Abstract: Level shifting and amplified level shifting circuit topologies are provided that include two or more level shifting or amplified level shifting circuits. The level shifting circuits receive a variable and fixed input and generate a variable and fixed output that are level shifted with respect to the input signals. The amplified level shifting circuits receive a variable and fixed input and generate a variable and fixed output that are level shifted and amplified with respect to the input signals. These circuits may be utilized to form a detection circuit that detects a difference in the output signals.Type: GrantFiled: July 19, 2002Date of Patent: August 2, 2005Assignee: O2Micro International LimitedInventors: Liusheng Liu, Guoxing Li
-
Patent number: 6906552Abstract: A system and method for level shifting a core, lower voltage in a one-stage level shift device to produce a higher, driving voltage. The system includes a first device that optimally functions with a first voltage and that outputs the first voltage. The system also includes a one-stage level shift device that receives the first voltage and shifts the first voltage to a second voltage without an intermediate voltage, the second voltage being higher than the first voltage. The system also includes a second device that receives the second voltage to optimally function. In some cases, the first voltage can be a periodic wave such that the higher voltage is produced with one portion of the level shift device during a first portion of the wave and another portion of the level shift device during a second portion of the wave.Type: GrantFiled: August 26, 2002Date of Patent: June 14, 2005Assignee: Broadcom CorporationInventor: Janardhanan S. Ajit
-
Patent number: 6897705Abstract: The semiconductor device includes a first current mirror circuit combining analog power sources and digital power sources to receive small amplitude signals and constant-voltage input signals, a second current mirror circuit for receiving a signal output from the first current mirror circuit and for level-converting the signal from analog power source to digital power source, a first node provided in the first current mirror circuit, a second node provided in the second current mirror circuit, and an inverter circuit for receiving a signal output on the basis of the voltage levels of the first node and the second node and for outputting a CMOS level signal.Type: GrantFiled: September 24, 2003Date of Patent: May 24, 2005Assignees: Elpida Memory, Inc., Hitachi, Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Yoji Idei, Yusuke Shimizu
-
Patent number: 6894537Abstract: A level shifter for use in a dual power supply circuit operating from a VDD power supply and a VDDH power supply greater than the VDD power supply. The level shifter indicates to a status circuit in the VDDH power supply domain that the VDD power supply is enabled. The level shifter detects when the VDD power supply is on and sets an enable signal to the status circuit. The level shifter also detects when the VDD power supply is off and clears the enable signal to the status circuit.Type: GrantFiled: December 18, 2002Date of Patent: May 17, 2005Assignee: National Semiconductor CorporationInventor: Joseph D. Wert
-
Patent number: 6894536Abstract: A digital interconnect system transmits pulses across a differential transmission line in response to transitions in an input data signal.Type: GrantFiled: December 10, 2001Date of Patent: May 17, 2005Assignee: Intel CorporationInventors: Aaron K. Martin, Bryan K. Casper, Shekhar Y. Borkar, Stephen R. Mooney, Joseph T. Kennedy, Matthew B. Haycock, James E. Jaussi
-
Patent number: 6891422Abstract: In a level shifter, first and second PMOS transistors are connected in series between first and second power sources for supplying first high level and low level voltages, respectively, and a capacitor is formed between a contact point of the first and second transistors and the second transistor's gate. A third PMOS transistor is diode-connected and connected between the first and second transistors' gates. When a second low level voltage is input to the first transistor's gate, a second high level voltage is output to the contact point according to an on resistance ratio of the first and second transistors. When a first high level voltage is input to the first transistor's gate, the second transistor is bootstrapped according to the voltage charged to the capacitor so that a first low level voltage is substantially output to the contact point.Type: GrantFiled: May 23, 2003Date of Patent: May 10, 2005Assignee: Samsung SDI Co., Ltd.Inventor: Dong-Yong Shin
-
Patent number: 6864707Abstract: Input structures and topologies are provided for coupling a differential input into a first stage of a circuit, topology, or device. An input pin is coupled to an impedance divider that translates an input voltage to accommodate low input voltage levels, while not saturating an input differential pair. A termination pair with a center tap pin is further coupled to the input pins. The center tap facilitates coupling different termination configurations to the input signal. The topologies accommodate packaged devices that have at least three external pins, two pins for the coupling of a differential input signal, and a pin for the termination pair center tap.Type: GrantFiled: September 30, 2002Date of Patent: March 8, 2005Assignee: Micrel, IncorporatedInventors: Thomas S. Wong, Stephen J. B. Pratt
-
Patent number: 6861873Abstract: A level translator circuit for use between a transmitting voltage potential circuit and a receiving voltage potential circuit is disclosed. The translator circuit comprises a logic element coupled between the transmitting circuit and the receiving circuit for translating the voltage level. The logic element includes a device which has a threshold voltage of such a level that leakage current will be minimized when the transmitting voltage potential circuit's power supply is disabled. In one embodiment, the logic element comprises a multistage inverter wherein a first stage comprises an intermediate power supply. The intermediate power supply allows for the threshold voltage to be lower. Accordingly, a level translation circuit is provided that operates effectively even when one of the voltage potential circuits is turned off.Type: GrantFiled: May 16, 2003Date of Patent: March 1, 2005Assignee: International Business Machines CorporationInventor: Anthony Correale, Jr.
-
Patent number: 6861872Abstract: A voltage down converter for a semiconductor memory device to convert an external voltage to a lower value internal voltage for the device, has a voltage generator that produces a reference voltage corresponding to the value of the internal voltage, a comparator having opposite polarity inputs for producing an amplified output control signal, and a pull-up device operating from the external voltage that receives the control signal from the comparator to produce the internal voltage as an input. A dual source follower is located between the reference voltage generator and comparator and has two sections having cross-coupled inputs which respectively receive the internal reference voltage and the internal voltage to produce output voltages moving in opposite directions, each of which is applied to one input of the comparator, thereby translating the difference between Vintref and Vint to a level in a range that can be better amplified by the comparator.Type: GrantFiled: February 5, 2003Date of Patent: March 1, 2005Assignee: Infineon Technologies AGInventor: Jungwon Suh
-
Patent number: 6859066Abstract: A bank of input/output buffers are configured such that each input buffer in the bank may select from a plurality of voltage references during single-ended operation. Similarly, the pad associated with each input buffer may serve to supply one of the voltage references for other input buffers within the bank.Type: GrantFiled: February 28, 2003Date of Patent: February 22, 2005Assignee: Lattice Semiconductor CorporationInventors: Arifur Rahman, William Andrews, Mou C. Lin
-
Patent number: 6853217Abstract: In a level conversion circuit mounted in an integrated circuit device using a plurality of high- and low-voltage power supplies, the input to the differential inputs are provided. In a level-down circuit, MOS transistors that are not supplied with 3.3 V between the gate and drain and between the gate and source use a thin oxide layer. In a level-up circuit, a logic operation function is provided.Type: GrantFiled: August 26, 2003Date of Patent: February 8, 2005Assignee: Renesas Technology Corp.Inventors: Kazuo Tanaka, Hiroyuki Mizuno, Rie Nishiyama, Manabu Miyamoto
-
Patent number: 6853216Abstract: The invention relates to a device for receiving digital signals on the basis of two different standards conveyed on the same medium. A logic-level conversion device receives the digital signals and converts their logic levels into logic levels on the basis of a single standard. Reception is provided for receiving signals coded on the basis of a first standard, which signals are output by the logic-level conversion device. Signals coded on the basis of a second standard are converted into signals coded on the basis of the first standard, which signals are output by the logic-level conversion device. Signals are transferred which are output as converted signals coded on the basis of a second standard into signals coded on the basis of the first standard to the reception device upon reception of signals coded on the basis of the second standard, or for transferring signals output by the logic-level conversion device upon reception of signals coded on the basis of the first standard.Type: GrantFiled: November 7, 2001Date of Patent: February 8, 2005Assignee: ThalesInventors: Stéphane Boirin, Jean-Yves Couleaud
-
Patent number: 6853233Abstract: A level shifting circuit includes a level-shifting section responsive to an input logic signal, which varies between a first voltage level (e.g., ground) and a second voltage level (e.g., 2.1 V). The level-shifting section provides an output logic signal at an output terminal. The output logic signal varies between the first voltage level and a third voltage level (e.g., 2.5V). The circuit also includes an enable/disable section with a first portion coupled between the level shifting section and a first reference voltage node (e.g., ground) and a second portion coupled between the level shifting section and the third reference voltage node. The enable/disable section causes the output terminal to be placed at a relatively high output impedance condition independent of the logic state of the input logic signal in response to a disable mode indication from an enable/disable signal.Type: GrantFiled: September 13, 2000Date of Patent: February 8, 2005Assignee: Infineon Technologies AGInventors: Hartmud Terletzki, Gerd Frankowsky
-
Patent number: 6850090Abstract: Provided is a level shifter including: a first level shifter circuit having first and second transistors whose sources are applied with a power source voltage and drains are connected with gates of the other transistors, and third and fourth transistors whose gates are applied with input and inverted signals, drains are connected with the drains of the first and second transistors, and sources are grounded; and a second level shifter circuit having fifth and sixth transistors whose sources are grounded and drains are connected with gates of the other transistors, and seventh and eighth transistors whose sources are applied with the power source voltage, gates are applied with the input and inverted signals, and drains are connected with the drains of the fifth and sixth transistors, the drains of the first and fifth transistors and the drains of the second and eighth transistors being connected with each other, respectively.Type: GrantFiled: October 27, 2003Date of Patent: February 1, 2005Assignee: NEC Electronics CorporationInventor: Junichi Aoki
-
Patent number: 6842046Abstract: A system and method, for converting a voltage input from a low voltage source to a voltage output at a high voltage source using a domino logic circuit design. An embodiment provides a low to high voltage conversion system. The system includes: a pull-up transistor coupled to a high voltage source for charging a node, when a precharge signal is received; a low voltage source used for setting an input voltage; a pull-down network for discharging the node depending, at least in part, on the input voltage; and an output voltage determined from the node.Type: GrantFiled: January 31, 2002Date of Patent: January 11, 2005Assignee: Fujitsu LimitedInventors: Nestor Tzartzanis, William W. Walker
-
Patent number: 6838924Abstract: A level shifter for low voltage operation includes two level shifting stages. The first stage shifts the input voltage level to an intermediate voltage level, and the second stage shifts the intermediate voltage level to an output voltage level. This two-stage arrangement allows the level shifter to function for very low input voltages, and enables functionality across a wide range of output voltages. The first stage is designed to be compatible with very low input voltages and the intermediate voltage level is chosen to be within the safe operating limits of the first stage. The intermediate voltage level is also high enough to drive the high voltage devices of the second stage. This level shifter can be used where multiple output voltage levels are required depending on the particular application or operating mode.Type: GrantFiled: April 25, 2003Date of Patent: January 4, 2005Assignee: Xilinx, Inc.Inventor: Thomas J. Davies, Jr.
-
Patent number: 6833746Abstract: A pre-buffer voltage level shifting circuit includes a multi-supply voltage level shifting circuit having single gate oxide devices coupled to produce a pre-buffer output signal to an output buffer. The pre-buffer output signal has a level within normal gate voltage operating levels of the single gate oxide devices for each of the least a plurality of supply voltages. In one embodiment, the multi-supply voltage level shifting circuit includes a current mirror coupled to at least one of the first or second power supply voltage and also uses a non-linear device, such as a transistor configured as a diode, which is coupled to the output of current mirror. The non-linear device is coupled to receive a digital input signal from a signal source, such as from a section of core logic. A switching circuit coupled to the non-linear device selectively activates the non-linear device based on a level of the digital input signal.Type: GrantFiled: April 16, 2002Date of Patent: December 21, 2004Assignee: ATI International SRLInventors: Oleg Drapkin, Grigori Temkine