Component Within Printed Circuit Board Patents (Class 361/761)
-
Patent number: 7897877Abstract: A capacitive substrate and method of making same in which first and second glass layers are used. A first conductor is formed on a first of the glass layers and a capacitive dielectric material is positioned over the conductor. The second conductor is then positioned on the capacitive dielectric and the second glass layer positioned over the second conductor. Conductive thru-holes are formed to couple to the first and second conductors, respectively, such that the conductors and capacitive dielectric material form a capacitor when the capacitive substrate is in operation.Type: GrantFiled: May 23, 2006Date of Patent: March 1, 2011Assignee: Endicott Interconnect Technologies, Inc.Inventors: Rabindra N. Das, Frank D. Egitto, John M. Lauffer, How T. Lin, Voya R. Markovich
-
Patent number: 7898818Abstract: Variably oriented capacitive elements for printed circuit boards (PCBs) and method of manufacturing the same. In one form the disclosure, a PCB can include a first multiple-layered capacitor including a first orientation and placed along a surface operable to mount electronic components. The PCB can also include a second multiple-layered capacitor including a second orientation different from the first. The second multiple-layered capacitor can be placed along the surface near the first multiple-layered capacitor.Type: GrantFiled: March 7, 2007Date of Patent: March 1, 2011Assignee: Dell Products, LPInventor: Daniel W. Kehoe
-
Publication number: 20110044016Abstract: According to one embodiment, there is a high frequency circuit having a multi-chip module structure, including a semiconductor substrate set formed with discrete transistors connected in series, a first dielectric substrate set formed with capacitors, and a second dielectric substrate set formed with strip lines.Type: ApplicationFiled: May 25, 2010Publication date: February 24, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Kazutaka TAKAGI
-
Patent number: 7894035Abstract: A driving device including a board on which a timing controller for signal processing and a memory are mounted, the board having a conductive field, in which the conductive field has a non-contact region which is coated with an insulating material, and an exposed contact region which is not covered with the insulating material, the exposed contact region formed adjacent to the timing controller or the memory, a conductive member disposed in the exposed contact region, and a shield covering the board and electrically connected to the conductive field via the conductive member.Type: GrantFiled: January 19, 2010Date of Patent: February 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Hyoung-hak Kim
-
Patent number: 7894201Abstract: A method of manufacturing an electronic component includes the steps of a) forming a plurality of wiring boards that include first through holes penetrating through a semiconductor substrate and conductive material buried in the first through holes; b) providing conductive projections on the conductive material of any of the plurality of wiring boards; and c) bonding the plurality of wiring boards to each other and electrically connecting the conductive material of the respective wiring boards by the projections.Type: GrantFiled: November 20, 2007Date of Patent: February 22, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kei Murayama, Yuichi Taguchi, Akinori Shiraishi, Masahiro Sunohara, Mitsutoshi Higashi
-
Patent number: 7894200Abstract: The present invention provides a printed wiring board with a built-in semiconductor element in which an insufficient or excessive amount of filled sealing material does not affect excellent adhesion of the printed wiring board to an overlying wiring board. The printed wiring board with a built-in semiconductor element comprises a built-in semiconductor element, in which at least the lower surface, the upper surface, or the side surface of the semiconductor element is covered with an insulating film, and an insulating layer is provided in the side and upper portions of the semiconductor element.Type: GrantFiled: November 28, 2006Date of Patent: February 22, 2011Assignees: CMK Corporation, Renesas Eastern Japan Semiconductor, Inc.Inventors: Yutaka Yoshino, Takahiro Shirai, Shinji Kadono, Mineo Kawamoto, Minoru Enomoto, Masakatsu Goto, Makoto Araki, Naoki Toda
-
Patent number: 7893360Abstract: A transition layer 38 is provided on a die pad 22 of an IC chip 20 and integrated into a multilayer printed circuit board 10. Due to this, it is possible to electrically connect the IC chip 20 to the multilayer printed circuit board 10 without using lead members and a sealing resin. Also, by providing the transition layer 38 made of copper on an aluminum pad 24, it is possible to prevent a resin residue on the pad 24 and to improve connection characteristics between the die pad 24 and a via hole 60 and reliability.Type: GrantFiled: May 14, 2007Date of Patent: February 22, 2011Assignee: Ibiden Co., Ltd.Inventors: Hajime Sakamoto, Dongdong Wang
-
Patent number: 7894199Abstract: The embodiments described herein provide for a packaging configuration that provides leads or connections for a packaging substrate from opposing surfaces of a package. Through silicon vias (TSV) are provided in order to accommodate additional input/output (I/O) pins that smaller dies are supporting. Various combinations of packages are enabled through the embodiments provided.Type: GrantFiled: February 20, 2008Date of Patent: February 22, 2011Assignee: Altera CorporationInventor: Li-Tien Chang
-
Patent number: 7889510Abstract: A component-embedded board device has a wiring board in which an electronic component is embedded, a connection member which is conductive and arranged at a surface of the wiring board, and an inner wiring unit which is arranged in the wiring board and connects an electrode of the electronic component with the connection member. The component-embedded board device is further provided with an inspection connection member for an inspection of a faulty wiring of the inner wiring unit, and an inspection wiring unit which is arranged in the wiring board and connects the inspection connection member with one of the electrode and a predetermined portion of the inner wiring unit. The inspection connection member is conductive and arranged at a surface of the wiring board.Type: GrantFiled: May 1, 2007Date of Patent: February 15, 2011Assignee: Denso CorporationInventors: Satoshi Takeuchi, Hiroki Kamiya, Katsunori Kubota, Motoki Shimizu
-
Patent number: 7885083Abstract: A circuit board assembly which includes an electrically insulating layer, a conductive printed wiring layer formed on the surface of the electrically insulating layer and includes a plurality of conductive paths, a conductive trace on the electrically insulating layer and apparatus for dissipating a transient in addition to a surface mount resistor fixed in relation to the trace. In some forms of the invention the surface mount resistor has opposed generally planar lips. The trace may also be generally planar. In some cases the lower lips and the trace are generally parallel. The generally planar lips of the surface mount resistor may be closer to the trace than the thickness of the surface mount resistor. A single geometric plane may extend through substantially all of the lips and all of the trace. In some cases the lower surface of the lips and the lower surface of the trace are substantially coplanar.Type: GrantFiled: December 31, 2003Date of Patent: February 8, 2011Assignee: Honeywell International, Inc.Inventors: Lance Weston, Edward L. Fontana, Larry A. Sternstein
-
Patent number: 7885081Abstract: A component incorporating module includes an insulation resin layer, a plurality of lands arranged to mount components and wiring patterns connected to the plurality of lands, which are arranged along a first main surface of the resin layer, and circuit components connected to the lands to mount components. The circuit components are embedded in the resin layer. The plurality of lands have thicknesses that are greater than those of the wiring patterns adjacent to the corresponding lands.Type: GrantFiled: March 4, 2008Date of Patent: February 8, 2011Assignee: Murata Manufacturing Co., Ltd.Inventors: Makoto Kawagishi, Tsutomu Ieki, Tadashi Kani, Satoru Noda
-
Patent number: 7881066Abstract: A main body for attaching an electronic component, for example, a transponder, on a rubber article, such as a tire, a conveyor belt, or the like. The mount has a connecting layer made, in one embodiment, of uncured, curable rubber material which is covered by an adhering protection film prior to use. A main body made of cured or uncured rubber material is permanently connected with this connecting layer and has a recess for accommodating the electronic component. A cover preferably made of the main body material, serves for fixing the electronic component in the recess in the main body.Type: GrantFiled: March 29, 2006Date of Patent: February 1, 2011Assignee: Stahlgruber Otto Gruber AGInventors: Patric Scheungraber, Ludwig Ketzer, Egon Regauer
-
Patent number: 7881068Abstract: Provided herein is a composite layer including an electronically functional structural component adapted to integrate a plurality of electronic functions into a laminate cover, layer, and/or laminate component, for protecting, supporting, and/or forming a complete electronic device (such as a multimedia device). The composite layer includes a plurality of structural and/or protective layers interspersed with electronically functional layers or electronic components in communication with the multimedia device to form a supportive and electronically functional layer, cover, protective layer, and/or electronic device. Thus, the composite layer provided allow for the cost-effective addition of thin and lightweight functional, protective, and/or decorative layers to a multimedia device or other electronic device at a sales location or other customization location.Type: GrantFiled: January 15, 2009Date of Patent: February 1, 2011Assignee: Nokia CorporationInventors: Ramin Vatanparast, Mikko Aarras, Steven O. Dunford, Takaharu Fujii, Juhani Lainonen, Jaakko Nousiainen, Jukka I. Rantala, Pia Tanskanen, Tetsuya Yamamoto
-
Patent number: 7881070Abstract: A circuit board having a power source is provided, including: a carrier board having a first dielectric layer disposed on at least a surface thereof and a first circuit layer disposed on the first dielectric layer, wherein the first circuit layer has at least an electrode pad; a first electrode plate disposed on the electrode pad; an insulating frame member disposed on the first electrode plate, with a portion of the first electrode plate being exposed from the insulating frame member, wherein electrolyte is received in the insulating frame member and in contact with the first electrode plate; and a porous second electrode plate disposed on the insulating frame member and the electrolyte, the second electrode plate being in contact with the electrolyte, so as to provide the power source for the circuit board.Type: GrantFiled: November 19, 2008Date of Patent: February 1, 2011Assignee: Unimicron Technology Corp.Inventor: Shih-Ping Hsu
-
Patent number: 7881065Abstract: An RFID tag includes a capacitor between the ASIC ground pin and the circuit ground. The value of the capacitor is selected so that in the case of electrostatic discharge (ESD), the potential drop is primarily across the capacitor rather than the ASIC. Thus, the ASIC is protected against ESD.Type: GrantFiled: April 25, 2006Date of Patent: February 1, 2011Assignee: TC License Ltd.Inventor: Tai Won Youn
-
Publication number: 20110019374Abstract: A Z-directed signal delay line component for insertion into a printed circuit board while allowing electrical connection to internal conductive planes contained with the PCB. In one embodiment the Z-directed delay line component is housed within the thickness of the PCB allowing other components to be mounted over it. The delay line embodiments include a W-like line and a plurality of spaced apart, semi-circular line segment connected such that current flow direction alternates in direction between adjacent semi-circular line segments, each of which in other embodiments can be varied by use of shorting bars. Several Z-directed delay line components may be mounted into a PCB and serially connected to provide for longer delays. The body may contain one or more conductors and may include one or more surface channels or wells extending along at least a portion of the length of the body. Methods for mounting Z-directed components are also provided.Type: ApplicationFiled: July 23, 2009Publication date: January 27, 2011Inventors: Keith Bryan Hardin, John Thomas Fessler, Paul Kevin Hall, Brian Lee Nally, Robert Aaron Oglesbee
-
Publication number: 20110019375Abstract: A Z-directed signal pass-through component for insertion into a printed circuit board while allowing electrical connection from external surface conductors to internal conductive planes or between internal conductive planes. The Z-directed pass-through component is mounted within the thickness of the PCB allowing other components to be mounted over it. The body may contain one or more conductors and may include one or more surface channels or wells extending along at least a portion of the length of the body.Type: ApplicationFiled: July 23, 2009Publication date: January 27, 2011Inventors: Keith Bryan Hardin, John Thomas Fessier, Paul Kevin Hall, Brian Lee Naity, Robert Aaron Oglesbee
-
Patent number: 7876570Abstract: In a module with embedded electronic components, connection electrodes are formed on the component mounting surface of a substrate. The electrode portions of each of the electronic components are placed on the individual connection electrodes and connected in fixed relation thereto by using a solder. The electronic components are encapsulated in an encapsulating resin.Type: GrantFiled: September 24, 2009Date of Patent: January 25, 2011Assignee: Panasonic CorporationInventors: Masanori Minamio, Hideki Takehara, Yoshiyuki Arai, Toshiyuki Fukuda
-
Patent number: 7876577Abstract: A system for connecting electrical devices to one another is provided. This system includes a horizontal or non-horizontal substrate and an anchor connected to or formed integrally with the substrate. The anchor is either a raised structure or a recessed structure, and further includes at least one retention member formed integrally with the anchor. At least one electronic component is mounted within the anchor and the at least one retention member secures the component to the substrate. At least one electrical trace is disposed on the substrate and the at least one electrical trace extends into the anchor, contacts the at least one electronic component, and forms an electrical connection between the substrate and the at least one electronic component.Type: GrantFiled: March 12, 2007Date of Patent: January 25, 2011Assignee: Tyco Electronics CorporationInventors: Ronald Martin Weber, Sheldon Lynn Horst
-
Patent number: 7876571Abstract: A board comprises a cavity for placing an electronic component on a base, a pair of pads for mounting said electronic component, each of said pads is formed on said base, a pair of through holes piercing through said board from said base, each of said through holes includes a land, and wires which electrically connect said lands and said pads, respectively.Type: GrantFiled: September 19, 2007Date of Patent: January 25, 2011Assignee: NEC CorporationInventor: Shinji Tanaka
-
Patent number: 7872359Abstract: An electronic component contained substrate in which an electronic component is mounted between a pair of wiring substrates, wherein the wiring substrates are connected electrically via solder balls, an opening portion opened larger than a planar shape of the electronic component is formed in the other wiring substrate, which faces to one wiring substrate on which the electronic component is mounted, in a position that opposes the electronic component, and a space between a pair of wiring substrates is sealed with a sealing resin.Type: GrantFiled: December 21, 2007Date of Patent: January 18, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventor: Akinobu Inoue
-
Patent number: 7869243Abstract: A memory module with a module board is disclosed, on the front side of which a plurality of first memory devices are arranged in rows. A plurality of second memory devices are arranged in rows on the back side. The first and second memory devices have a single chip each. Further, a first register device for providing first control signals to first rows of first memory devices and to first rows of second memory devices is provided. A second register device serves to provide first control signals to second rows of first memory devices and to second rows of second memory devices.Type: GrantFiled: July 25, 2008Date of Patent: January 11, 2011Assignee: Qimonda AGInventor: Abdallah Bacha
-
Patent number: 7869222Abstract: An embedded electronic component structure and a method for forming the same are provided, wherein the embedded electronic component structure comprises a lower laminating layer, a first clamping layer, a dielectric layer, a second clamping layer, an electronic component, an upper laminating later and a via interconnection. The first clamping layer is disposed on the lower laminating layer. The dielectric layer is disposed on the first clamping layer. The second clamping layer is located on the dielectric layer. The electronic component is embedded in the dielectric layer, wherein the lower surface of the electronic component contacts the first clamping layer and the upper surface thereof contacts the second clamping layer. The upper laminating layer covers the second clamping layer. The via interconnection is adjacent to the electronic component and penetrate the dielectric layer to respectively connect the first clamping layer and the second clamping layer.Type: GrantFiled: December 12, 2007Date of Patent: January 11, 2011Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Che-Kun Shih
-
Publication number: 20100328914Abstract: The aim the disclosed process is to ensure maximum precision both at the level of the manufacturing of an electronic assembly from a chip with small dimensions as well as the level of the placement of such an assembly on an insulating substrate. This aim is achieved by a placement process on a support, called substrate, of at least one electronic assembly consisting of a chip including at least one electric contact on one of its faces, said contact being connected to a segment of conductive track, and said placement being carried out by means of a placement device holding and positioning said assembly on the substrate, comprising the following steps: formation of a segment of conductive track having a predetermined outline, transfer of the track segment onto the placement device, seizing of the chip with the placement device carrying the track segment in such a way that said track segment is placed on at least one contact of the chip.Type: ApplicationFiled: August 30, 2010Publication date: December 30, 2010Inventor: François DROZ
-
Publication number: 20100328913Abstract: In a method for producing an electronic subassembly, at least one electronic component is mounted on an insulating layer of a conductive foil in a first step, the active side of the electronic component pointing in the direction of the conductive foil. In a second step, the conductive foil having the at least one electronic component mounted thereon is laminated to a circuit board substrate, the at least one electronic component pointing in the direction of the circuit board substrate. Finally, circuit tracks are developed by patterning the conductive foil, and the at least one electronic component is contacted.Type: ApplicationFiled: June 1, 2010Publication date: December 30, 2010Inventors: Andreas Kugler, Karl-Friederich Becker, Gerhard Liebing
-
Patent number: 7855342Abstract: A transition layer 38 is provided on a die pad 22 of an IC chip 20 and integrated into a multilayer printed circuit board 10. Due to this, it is possible to electrically connect the IC chip 20 to the multilayer printed circuit board 10 without using lead members and a sealing resin. Also, by providing the transition layer 38 made of copper on an aluminum pad 24, it is possible to prevent a resin residue on the pad 24 and to improve connection characteristics between the die pad 24 and a via hole 60 and reliability.Type: GrantFiled: April 25, 2001Date of Patent: December 21, 2010Assignee: IBIDEN Co., Ltd.Inventors: Hajime Sakamoto, Dongdong Wang
-
Patent number: 7852634Abstract: An intermediate layer 38 is provided on a die pad 22 of an IC chip 20 and integrated into a multilayer printed circuit board 10. Due to this, it is possible to electrically connect the IC chip 20 to the multilayer printed circuit board 10 without using lead members and a sealing resin. Also, by providing the intermediate layer 38 made of copper on an aluminum pad 24, it is possible to prevent a resin residue on the pad 24 and to improve connection characteristics between the die pad 24 and a via hole 60 and reliability.Type: GrantFiled: February 20, 2008Date of Patent: December 14, 2010Assignee: IBIDEN Co., Ltd.Inventors: Hajime Sakamoto, Dongdong Wang
-
Patent number: 7849594Abstract: A manufacturing method for integrating a passive component within a substrate is disclosed. The manufacturing method comprises the steps of: providing a circuit layer, wherein a positioning blind hole is formed in the circuit layer; forming a conductive material in the positioning blind hole; positioning the passive component in the positioning blind hole of the circuit layer and electrically connecting the passive component to the circuit layer via the conductive material in the positioning blind hole; and laminating a core layer, the passive component, and the circuit layer as the substrate.Type: GrantFiled: January 9, 2008Date of Patent: December 14, 2010Assignee: Advanced Semiconductor Engineering Inc.Inventor: Chien-Hao Wang
-
Patent number: 7843701Abstract: An electronic component and an electronic-component production method in which the magnitude of a stray capacitance produced between adjacent outer electrodes is controllable. The electronic component includes a chip body and first to fourth outer electrodes. In the chip body, first and second coil block are sandwiched between magnetic substrates. Dielectric layers are interposed between the outer electrodes and the chip body such as to be away from exposed portions of coil patterns in the coil blocks. The dielectric layers have a width larger than a width of the outer electrodes, and a dielectric constant of the dielectric layers is set to be lower than the dielectric constant of the magnetic substrates.Type: GrantFiled: July 3, 2007Date of Patent: November 30, 2010Assignee: Murata Manufacturing Co., Ltd.Inventors: Kazuhide Kudo, Minoru Matsunaga, Katsuji Matsuta
-
Patent number: 7839650Abstract: The present invention provides a circuit board structure having an embedded capacitor and a method for fabricating the same. The circuit board structure includes a core layer board with at least one surface having non-penetrating first and second grooves, a circuit layer and a first electrode plate formed in the first and second grooves of the core layer board respectively and being flush with the core layer board; a high dielectric material layer formed on the core layer board, the circuit layer and the first electrode plate; a second electrode plate formed on the high dielectric material layer and corresponding to the first electrode plate, thereby forming a capacitor by the first and second electrode plates and the high dielectric material layer. The high dielectric material layer is formed on a plane surface so as to eliminate poor filling and improve reliability.Type: GrantFiled: October 25, 2007Date of Patent: November 23, 2010Assignee: Unimicron Technology Corp.Inventor: Shih-Ping Hsu
-
Patent number: 7839651Abstract: In a multilayer ceramic electronic component, a ceramic laminate is defined by a ceramic base layer and ceramic auxiliary layers arranged on both main surfaces of the ceramic base layer, the ceramic base layer and the ceramic auxiliary layers being co-fired. The ceramic base layer and the ceramic auxiliary layers are made of ferrite materials having substantially the same compositional system and have substantially the same crystal structure. The linear expansion coefficient of the ceramic auxiliary layers is less than the linear expansion coefficient of the ceramic base layer.Type: GrantFiled: November 12, 2008Date of Patent: November 23, 2010Assignee: Murata Manufacturing Co., Ltd.Inventor: Yoshihiko Nishizawa
-
Patent number: 7839649Abstract: A circuit board structure with an embedded semiconductor element and a fabrication method thereof are disclosed according to the present invention. The circuit board structure comprises: a carrier board having a first surface, a second surface, and at least one through hole penetrating the carrier board from the first surface to the second surface; a first semiconductor element received in the through hole and having an active surface and an inactive surface, the active surface having a plurality of electrode pads; at least one second semiconductor element mounted on the carrier board; a first encapsulation layer formed on the first surface of the carrier board to block one end of the through hole; and a second encapsulation layer formed on the second surface of the carrier board.Type: GrantFiled: October 5, 2007Date of Patent: November 23, 2010Assignee: Unimicron Technology Corp.Inventor: Shih-Ping Hsu
-
Publication number: 20100277881Abstract: Embedding a power modification component such as a capacitance inside of an adaptor board located to extend over and beyond the vias of the main circuit board so that a portion of the interposer board containing the embedded capacitance is located beyond where the vias or blinds are located. This permits that via to conduct through the opening. In this way, the capacitance and the resistance will have a closer contact point to the electrical component. A resistance can also be embedded in an opening in the adaptor board and be vertically aligned within the opening to make contact with a pad on top of the adaptor board and a pad at the bottom of the adaptor board so that electricity conducts through the embedded component.Type: ApplicationFiled: January 8, 2010Publication date: November 4, 2010Inventor: James V. Russell
-
Patent number: 7823322Abstract: A semiconductor chip has an active face in which an integrated circuit region is implanted. The chip includes an inclined lateral contact pad extending beneath the plane of the active face and electrically linked to the integrated circuit region. An electronic module includes a substrate having a cavity in which the chip is arranged. The module can be applied to the production of thin contactless micro-modules for smart cards and contactless electronic badges and tags.Type: GrantFiled: November 9, 2007Date of Patent: November 2, 2010Assignee: STMicroelectronics SAInventors: Romain Palmade, Agnes Rogge
-
Patent number: 7821796Abstract: Reference plane voids with a strip segment for improving transmission line integrity over vias permits routing critical signal paths over vias, while increasing via insertion capacitance only slightly. The transmission line reference plane defines voids above (or below) signal-bearing plated-through holes (PTHs) that pass through a rigid substrate core, so that the signals are not degraded by an impedance mismatch that would otherwise be caused by shunt capacitance from the top (or bottom) of the signal-bearing PTHs to the transmission line reference plane. In order to provide increased routing density, signal paths are routed over the voids, but disruption of the signal paths by the voids is prevented by including a conductive strip through the voids that reduces the coupling to the signal-bearing PTHs and maintains the impedance of the signal path conductor.Type: GrantFiled: January 17, 2008Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventors: Sungjun Chun, Anand Haridass, Roger D. Weekly
-
Patent number: 7821794Abstract: The present invention relates to a thin, layered, variable label structure with built-in electronic functionality. The display and/or other functional elements in the structure may be formed by printing processes. The label structure includes a thin, layered structure with an active display, comprising a base layer and a cover layer of material and a display component situated between the base layer and the cover layer. The display is formed with a layer of electrochromic ink and a pair of spaced apart electrodes. The cover layer includes a window to allow for the layer of electrochromic ink to be visible through the cover layer. The label also is configured to respond to an actuating event by completing an electrical connection between a power source and the pair of spaced apart electrodes of the display component, thereby causing the display to change its appearance.Type: GrantFiled: September 19, 2005Date of Patent: October 26, 2010Assignee: Aveso, Inc.Inventors: Thomas J. Pennaz, David G. Sime
-
Patent number: 7821795Abstract: A multilayered substrate includes a plurality of circuit boards including a plurality of wiring layers including a grounding layer and a power layer, a solid electrolytic capacitor having an insulative oxide film layer, an electrolytic layer, and a conductor layer sequentially formed on one surface or both surfaces of a foil-like metal substrate, and a conductive substance passing through the circuit board across a thickness thereof. The solid electrolytic capacitor is disposed to be held between the plurality of circuit boards. The conductor layer is connected to a grounding electrode formed on the grounding layer, the foil-like metal substrate being connected to a power electrode formed on the power layer.Type: GrantFiled: February 1, 2006Date of Patent: October 26, 2010Assignee: Panasonic CorporationInventors: Yasuhiro Sugaya, Yoshiyuki Yamamoto, Toshiyuki Asahi, Katsumasa Miki, Masaaki Katsumata, Yoshiyuki Saitou, Takeshi Nakayama
-
Patent number: 7817438Abstract: A transceiver module including an adaptor and a PCB is provided. The PCB, connected with the adaptor, has a first signal layer, a second signal layer and a singular ground layer wherein the singular ground layer is set between the first signal layer and the second signal layer. The first signal layer includes a first transmitter circuit region and a first receiver circuit region. The second signal layer includes a second transmitter circuit region and a second receiver circuit region. The singular ground layer includes a ground portion of a third receiver circuit electrically connected with the ground signals of the first and the second receiver circuit region. Beside, the projection area of the singular ground layer onto the first signal layer substantially covers the first transmitter the first receiver circuit region. The ground portion of the third receiver circuit is electrically connected with a ground of the adaptor.Type: GrantFiled: December 21, 2006Date of Patent: October 19, 2010Assignee: Asia Optical Co., Inc.Inventor: Yi-Yang Chang
-
Patent number: 7813141Abstract: This invention relates to a capacitive/resistive device, which may be embedded within a layer of a printed wiring board. Embedding the device conserves board surface real estate, and reduces the number of solder connections, thereby increasing reliability. More specifically, the device, comprises a first metallic foil; a second metallic foil; a first electrode formed from the first metallic foil; a dielectric disposed over the first electrode; a resistor element formed on and adjacent to the dielectric; a conductive trace; and a second electrode formed from the second metallic foil and disposed over the dielectric and in electrical contact with the resistor element, wherein the dielectric is disposed between the first electrode and the second electrode and wherein said dielectric comprises an unfilled polymer of dielectric constant less than 4.0.Type: GrantFiled: August 8, 2008Date of Patent: October 12, 2010Assignee: E. I. du Pont de Nemours and CompanyInventors: William J. Borland, G. Sidney Cox, David Ross McGregor
-
Patent number: 7808799Abstract: A wiring board having an excellent electrical property and reliability or the like. The wiring board includes a core board, a capacitor and a resin filler. The core board includes an accommodation hole therein and a core board main surface side conductor disposed on the core main surface thereof. A capacitor main surface side electrode is disposed on a capacitor main surface of the capacitor. A gap between the capacitor accommodated in the accommodation hole and the core board is filled with the resin filler so that the capacitor is fixed to the core board. Further, the resin filler has a main surface side wiring forming portion on which a main surface side connecting conductor, which is connected to an end portion of a via conductor, is disposed so as to connect the core board main surface side conductor to the capacitor main surface side electrode.Type: GrantFiled: April 25, 2007Date of Patent: October 5, 2010Assignee: NGK Spark Plug Co., Ltd.Inventors: Tadahiko Kawabe, Masao Kuroda, Yasuhiro Sugimoto, Hajime Saiki, Shinji Yuri, Makoto Origuchi
-
Patent number: 7808797Abstract: A microelectronic substrate, a method of forming the same, and a system including the same. The microelectronic substrate comprises: a conductive layer; a spacer layer disposed onto the conductive dielectric layer; a dielectric build-up layer disposed onto the spacer layer, the spacer layer being made of a material that has a lower shrinkage than a material of the embedding dielectric-build-up layer during curing, and a higher viscosity than a material of the embedding dielectric build-up layer in its pre-cure form and during curing; and active or passive microelectronic components embedded within the dielectric build-up layer.Type: GrantFiled: December 11, 2006Date of Patent: October 5, 2010Assignee: Intel CorporationInventors: Islam Salama, Huankiat Seh
-
Patent number: 7791897Abstract: A multi-layer imbedded capacitance and resistance substrate core. At least one layer of resistance material is provided. The layer of resistance material has a layer of electrically conductive material embedded therein. At least one layer of capacitance material of high dielectric constant is disposed on the layer of resistance material. Thru-holes are formed by laser.Type: GrantFiled: September 9, 2008Date of Patent: September 7, 2010Assignee: Endicott Interconnect Technologies, Inc.Inventors: Rabindra N. Das, John M. Lauffer, Irving Memis, Steven G. Rosser
-
Patent number: 7786569Abstract: The semiconductor device concerning the present invention has a wiring substrate, a semiconductor chip, under-filling resin, a reinforcement ring, a heat spreader, a power supply pattern and a wiring layer under surface via land which are formed on the wiring substrate and spaced out by a clearance region, an insulating film, a wiring layer via land, a via, and a wiring which is formed on the insulating film, passes over the clearance region, and connects the wiring layer via land to the semiconductor chip. The wiring layer via land is formed between the semiconductor chip and the reinforcement ring, and within a region of a 1 mm width from the extension line of the diagonal line of the semiconductor chip. The angle of the lead-out direction of the wiring from a wiring layer via land to the extension line of the diagonal line of the semiconductor chip is 20° or more.Type: GrantFiled: January 12, 2008Date of Patent: August 31, 2010Assignee: Renesas Technology Corp.Inventor: Kazuyuki Nakagawa
-
Patent number: 7785114Abstract: Modification of the connections between a die package and a system board is described. In one example a pattern redistribution module is used in a socket. The module has a first array of contacts on one side of the module. The contacts have a first configuration to connect to the socket. A second array of contacts is on another side of the module opposite the first array of contacts and has a second configuration to connect to a package containing a die. A board is between the first and the second array of contacts to interconnect contacts of the first array of contacts to contacts of the second array of contacts.Type: GrantFiled: June 30, 2008Date of Patent: August 31, 2010Assignee: Intel CorporationInventors: Gary Brist, Tom Ruttan, Ted Zarbock
-
Publication number: 20100214750Abstract: This publication discloses an electronics module comprising an insulating-material layer having two opposite surfaces, and at least one microcircuit embedded to the insulating-material layer. The microcircuit has a first contact surface comprising first contact terminals, from which the microcircuit is electrically connected to first conductor structures in the form of a patterned first conductor layer contained on first surface of the insulating-material layer, and a second contact surface opposite to the first contact surface, in which there is at least one second contact terminal, from which the microcircuit is electrically connected to second conductor structures contained in the form of a patterned second conductor layer on second surface of the insulating-material layer. According to the invention there is provided a local adhesive layer between the component and the first contact surface and first conductor layer, the adhesive layer filling the space between the component and the first conductor layer.Type: ApplicationFiled: May 4, 2010Publication date: August 26, 2010Inventors: Risto TUOMINEN, Antti Iihola
-
Patent number: 7782629Abstract: A pre-drilled hole, providing a passageway between an upper and a lower surface of a printed circuit board layer, receives a passive component, for example a resistor or a capacitor. In one embodiment the component is cylindrical, with an electrically conductive contact point at each end. The hole diameter is approximately the same as the diameter of the cylindrical component. The hole is similar to a via in a printed circuit board, except that the hole is not plated through (such would cause an electrical short). Electrically conductive lines are provided to the openings of the hole on the upper and the lower surfaces of the PCB. The area of the exposed end of the cylindrical component and the termination of the conducting line is less than the area of a surface mounted component equivalent to the cylindrical component.Type: GrantFiled: July 25, 2007Date of Patent: August 24, 2010Assignee: Flextronics AP, LLCInventors: Bhret Graydon, William Kuang-Hua Shu
-
Publication number: 20100208439Abstract: Disclosed herein is a wiring board including: a shield layer; and n layers (n is an integer of two or more) of inductor wiring formed above the shield layer and forming an inductor; wherein of the n layers of inductor wiring, the inductor wiring closest to the shield layer has a smallest wiring area.Type: ApplicationFiled: January 15, 2010Publication date: August 19, 2010Applicant: Sony CorporationInventor: Shuichi OKA
-
Publication number: 20100208440Abstract: A passive electrical article includes a first electrically conductive substrate having a major surface and a second electrically conductive substrate having a major surface. The major surface of the second substrate faces the major surface of the first substrate. An electrically resistive layer is on at least one of the major surface of the first substrate and the major surface of the second substrate. An electrically insulative layer is between the first and second substrates and in contact with the electrically resistive layer. The insulative layer is a polymer having a thickness ranging from about 1 ?m to about 20 ?m. The insulative layer has a substantially constant thickness.Type: ApplicationFiled: April 30, 2010Publication date: August 19, 2010Inventors: Joel S. Peiffer, Nelson B. O'Bryan
-
Patent number: 7778038Abstract: The present invention relates to a power core comprising: at least one embedded surface mount technology (SMT) discrete chip capacitor layer comprising at least one embedded SMT discrete chip capacitor; and at least one planar capacitor laminate; wherein at least one planar capacitor laminate serves as a low inductance path to supply a charge to at least one embedded SMT discrete chip capacitor; and wherein said embedded SMT discrete chip capacitor is connected in parallel to said planar capacitor laminate.Type: GrantFiled: November 30, 2005Date of Patent: August 17, 2010Assignee: E.I. du Pont de Nemours and CompanyInventors: David Ross McGregor, Daniel Irwin Amey, Jr., Sounak Banerji, William J. Borland, Karl Hartmann Dietz, Attiganal N. Sreeram
-
Patent number: 7778039Abstract: Substrates having power and ground planes, such as, for example, printed circuit boards, include at least one noise suppression structure configured to suppress electrical waves propagating through at least one of a power plane and a ground plane. The noise suppression structure may include a power plane extension that extends from the power plane generally toward the ground plane, and a ground plane extension that extends from the ground plane generally toward the power plane. The ground plane extension may be separated from the power plane extension by a distance that is less than the distance separating the power and ground planes. Electronic device assemblies and systems include such substrates. Methods for suppressing noise in at least one of a power plane and a ground plane include providing such noise suppression structures between power and ground planes.Type: GrantFiled: May 8, 2006Date of Patent: August 17, 2010Assignee: Micron Technology, Inc.Inventors: Houfei Chen, Shiyou Zhao