Including Bipolar Transistor (i.e., Bicmos) Patents (Class 438/202)
-
Patent number: 7846789Abstract: A semiconductor device comprising a first transistor device on or in a semiconductor substrate and a second transistor device on or in the substrate. The device further comprises an insulating trench located between the first transistor device and the second transistor device. At least one upper corner of the insulating trench is a rounded corner in a lateral plane of the substrate.Type: GrantFiled: October 16, 2007Date of Patent: December 7, 2010Assignee: Texas Instruments IncorporatedInventors: Sameer P. Pendharkar, John Lin, Philip L. Hower, Steven L. Merchant
-
Patent number: 7834403Abstract: This document discusses, among other things, apparatus having at least one CMOS transistor overlying a substrate; and at least one finned bipolar transistor overlying the substrate and methods for making the apparatus.Type: GrantFiled: August 13, 2007Date of Patent: November 16, 2010Assignee: Infineon Technologies AGInventors: Ronald Kakoschke, Klaus Schrüfer
-
Patent number: 7829405Abstract: Conduction between source and drain or emitter and collector regions is an important characteristic in transistor operation, particularly for lateral bipolar transistors. Accordingly, techniques that can facilitate control over this characteristic can mitigate yield loss by promoting the production of transistors that have an increased likelihood of exhibiting desired operational performance. As disclosed herein, well regions are established in a semiconductor substrate to facilitate, among other things, control over the conduction between the source and drain regions of a lateral bipolar transistor, thus mitigating yield loss and other associated fabrication deficiencies. Importantly, an additional mask is not required in establishing the well regions, thus further mitigating (increased) costs associated with promoting desired device performance.Type: GrantFiled: December 28, 2007Date of Patent: November 9, 2010Assignee: Texas Instruments IncorporatedInventor: Kamel Benaissa
-
Patent number: 7811879Abstract: Techniques for forming a memory cell. An aspect of the invention includes forming FET gate stacks and sacrificial cell gate stacks over the substrate. Spacer layers are then formed around the FET gate stacks and around the sacrificial cell gate stacks. The sacrificial cell gate stacks are then removed such that the spacer layers around the sacrificial cell gate stacks are still intact. BJT cell stacks are then formed in the space between the spacer layers where the sacrificial cell gate stacks were formed and removed, the BJT cell stacks including an emitter layer. A phase change layer above the emitter contacts and an electrode above the phase change layer are then formed.Type: GrantFiled: May 16, 2008Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Chung Hon Lam, Bipin Rajendran
-
Patent number: 7803676Abstract: Provided are a semiconductor device and a method of fabricating the semiconductor device.Type: GrantFiled: March 30, 2009Date of Patent: September 28, 2010Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Jong-ho Park, Chang-Ki Jeon, Hyi-Jeong Park, Hye-mi Kim
-
Patent number: 7772060Abstract: A method of fabricating an integrated BiCMOS circuit is provided, the circuit including bipolar transistors 10 and CMOS transistors 12 on a substrate. The method comprises the step of forming an epitaxial layer 28 to form a channel region of a MOS transistor and a base region of a bipolar transistor. Growing of the epitaxial layer includes growing a first sublayer of silicon 28a, a first sublayer of silicon-germanium 28b onto the first sublayer of silicon, a second sublayer of silicon 28c onto the first sublayer of silicon-germanium, and a second sublayer of silicon-germanium 28d onto the second sublayer of silicon. Furthermore, an integrated BiCMOS circuit is provided, which includes an epitaxial layer 28 as described above.Type: GrantFiled: June 11, 2007Date of Patent: August 10, 2010Assignee: Texas Instruments Deutschland GmbHInventors: Reiner Jumpertz, Klaus Schimpf
-
Patent number: 7772095Abstract: An integrated circuit (IC) with localized SiGe embedded in a substrate and a method of manufacturing the IC is provided. The method includes forming recesses in a substrate on each side of a gate structure and remote from a shallow trench isolation structure. The method further includes growing a stress material within the recesses such that the stress material is bounded on its side only by the substrate.Type: GrantFiled: May 28, 2008Date of Patent: August 10, 2010Assignee: International Business Machines CorporationInventor: Thomas W Dyer
-
Patent number: 7772653Abstract: A method for manufacturing a semiconductor apparatus is disclosed. The apparatus comprises double poly bipolar transistors and double poly metal oxide semiconductor (MOS) transistors. The bipolar transistors and the MOS transistors are manufactured in a unified process in which a first polysilicon layer (Poly1) is doped to form the extrinsic bases in the bipolar transistors and to form the gates in the MOS transistors. A second polysilicon layer (Poly2) is doped to form emitters in the bipolar transistors and to form the sources and drains in the MOS transistors. The method of the invention minimizes the number of manufacturing process steps.Type: GrantFiled: February 11, 2004Date of Patent: August 10, 2010Assignee: National Semiconductor CorporationInventors: Richard W. Foote, Robert Oliver
-
Patent number: 7759763Abstract: A semiconductor device which, in spite of the existence of a dummy active region, eliminates the need for a larger chip area and improves the surface flatness of the semiconductor substrate. In the process of manufacturing it, a thick gate insulating film for a high voltage MISFET is formed over an n-type buried layer as an active region and a resistance element IR of an internal circuit is formed over the gate insulating film. Since the thick gate insulating film lies between the n-type buried layer and the resistance element IR, the coupling capacitance produced between the substrate (n-type buried layer) and the resistance element IR is reduced.Type: GrantFiled: May 6, 2008Date of Patent: July 20, 2010Assignee: Renesas Technology Corp.Inventors: Keiichi Yoshizumi, Kazuhisa Higuchi, Takayuki Nakaji, Masami Koketsu, Hideki Yasuoka
-
Publication number: 20100148276Abstract: The invention relates to a BiMOS semiconductor component having a semiconductor substrate wherein, in a first active region, a depletion-type MOS transistor is formed comprising additional source and drain doping regions of the first conductivity type extending in the downward direction past the depletion region into the body doping region while, in a second active region, (101), a bipolar transistor (100) is formed, the base of which comprises a body doping region (112) and the collector of which comprises a deep pan (110), wherein an emitter doping region (114) of the first conductivity type and a base connection doping region (118) of the second conductivity type are formed in the body doping region. The semiconductor element can be produced with a particularly low process expenditure because it uses the same basic structure for the doping regions in the bipolar transistor as are used in the MOS transistor of the same semiconductor component.Type: ApplicationFiled: March 26, 2008Publication date: June 17, 2010Applicant: X-FAB SEMICONDUCTOR FOUNDRIESInventors: Thomas Uhlig, Felix Fuernhammer, Christoph Ellmers
-
Patent number: 7732310Abstract: A method of forming a semiconductor structure includes providing a semiconductor substrate and forming a memory cell at a surface of the semiconductor substrate. The step of forming the memory cell includes forming a gate dielectric on the semiconductor substrate and a control gate on the gate dielectric; forming a first and a second tunneling layer on a source side and a drain side of the memory cell, respectively; tilt implanting a lightly doped source region underlying the first tunneling layer, wherein the tilt implanting tilts only from the source side to the drain side, and wherein a portion of the semiconductor substrate under the second tunneling layer is free from the tilt implanting; forming a storage on a horizontal portion of the second tunneling layer; and forming a source region and a drain region in the semiconductor substrate.Type: GrantFiled: December 5, 2006Date of Patent: June 8, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzyh-Cheang Lee, Fu-Liang Yang
-
Patent number: 7709827Abstract: The invention relates to a vertical integrated component, a component arrangement and a method for production of a vertical integrated component. The vertical integrated component has a first electrical conducting layer, a mid layer, partly embodied from dielectric material on the first electrical conducting layer, a second electrical conducting layer on the mid layer and a nanostructure integrated in a through hold introduced in the mid layer. A first end section of the nanostructure is coupled to the first electrical conducting layer and a second end section is coupled to the second electrical conducting layer. The mid layer includes a third electrical conducting layer between two adjacent dielectric partial layers, the thickness of which is less than the thickness of at least one of the dielectric partial layers.Type: GrantFiled: October 29, 2003Date of Patent: May 4, 2010Assignee: Qimonda, AGInventors: Andrew Graham, Franz Hofmann, Wolfgang Hönlein, Johannes Kretz, Franz Kreupl, Erhard Landgraf, Johannes Richard Luyken, Wolfgang Rösner, Thomas Schulz, Michael Specht
-
Patent number: 7700423Abstract: A method of fabricating an epitaxial compound semiconductor III-V wafer suitable for the subsequent fabrication of at least two different types of integrated active devices (such as an HBT and a FET) on such wafer by providing a substrate; growing a first epitaxial structure on the substrate; and growing a second epitaxial structure on the first epitaxial structure.Type: GrantFiled: July 28, 2006Date of Patent: April 20, 2010Assignee: IQE RF, LLCInventors: Paul Cooke, Richard W. Hoffman, Jr., Victor Labyuk, Sherry Qianwen Ye
-
Patent number: 7701038Abstract: A lateral bipolar junction transistor having improved current gain and a method for forming the same are provided. The transistor includes a well region of a first conductivity type formed over a substrate, at least one emitter of a second conductivity type opposite the first conductivity type in the well region wherein each of the at least one emitters are interconnected, a plurality of collectors of the second conductivity type in the well region wherein the collectors are interconnected to each other, and a plurality of base contacts of the first conductivity type in the well region wherein the base contacts are interconnected to each other. Preferably, all sides of the at least one emitters are adjacent the collectors, and none of the base contacts are adjacent the sides of the emitters. The neighboring emitter, collectors and base contacts are separated by spacings in the well region.Type: GrantFiled: October 30, 2006Date of Patent: April 20, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shuo-Mao Chen, Chih-Ping Chao, Chih-Sheng Chang
-
Patent number: 7696034Abstract: Methods for fabricating a heterojunction bipolar transistor having a raised extrinsic base is provided in which the base resistance is reduced by forming a silicide atop the raised extrinsic base that extends to the emitter region in a self-aligned manner. The silicide formation is incorporated into a BiCMOS process flow after the raised extrinsic base has been formed. The present invention also provides a heterojunction bipolar transistor having a raised extrinsic base and a silicide located atop the raised extrinsic base. The silicide atop the raised extrinsic base extends to the emitter in a self-aligned manner. The emitter is separated from the silicide by a spacer.Type: GrantFiled: May 28, 2008Date of Patent: April 13, 2010Assignee: International Business Machines CorporationInventors: Peter J. Geiss, Marwan H. Khater, Qizhi Liu, Randy W. Mann, Robert J. Purtell, Beth Ann Rainey, Jae-Sung Rieh, Andreas D. Stricker
-
Patent number: 7682890Abstract: A method of fabricating a semiconductor device is provided. A substrate is first provided, and then several IO devices and several core devices are formed on the substrate, wherein those IO devices include IO PMOS and IO NMOS, and those core devices include core PMOS and core NMOS. Thereafter, a buffer layer is formed on the substrate, and then the buffer layer except a surface of the IO PMOS is removed in order to reduce the negative bias temperature instability (NBTI) of the IO PMOS. Afterwards, a tensile contact etching stop layer (CESL) is formed on the IO NMOS and the core NMOS, and a compressive CESL is formed the core PMOS.Type: GrantFiled: August 18, 2006Date of Patent: March 23, 2010Assignee: United Microelectronics Corp.Inventors: Wen-Han Hung, Cheng-Tung Huang, Li-Shian Jeng, Kun-Hsien Lee, Shyh-Fann Ting, Tzyy-Ming Cheng, Chia-Wen Liang
-
Publication number: 20100059829Abstract: A bipolar selection transistor and a circuitry MOS transistor for a memory device are formed in a semiconductor body. The bipolar selection transistor is formed by implanting a buried collector, implanting a base region on the buried collector, forming a silicide protection mask on the semiconductor body, and implanting an emitter region and a control contact region. The circuitry MOS transistor is formed by defining a gate on the semiconductor body, forming lateral spacers on the sides of the gate and implanting source and drain regions on the sides of the lateral spacers. Then, a silicide region is formed on the emitter, base contact, source and drain regions and the gate, in a self-aligned way. The lateral spacers are multilayer structures including at least two different layers, one of which is used to form the silicide protection mask on the bipolar selection transistor. Thereby, the dimensions of the lateral spacers are decoupled from the thickness of the silicide protection mask.Type: ApplicationFiled: September 10, 2009Publication date: March 11, 2010Applicant: STMICROELECTRONICS S.R.L.Inventors: Fabio Pellizzer, Cristina Casellato, Michele Magistretti, Roberto Colombo, Lucilla Brattico
-
Publication number: 20100051946Abstract: A poly-emitter type bipolar transistor includes a buried layer formed over an upper portion of a semiconductor substrate, an epitaxial layer formed on the semiconductor substrate, a collector area formed on the epitaxial layer and connected to the buried layer, a base area formed at a part of an upper portion of the epitaxial layer, and a poly-emitter area formed on a surface of the semiconductor substrate in the base area and including a polysilicon material. A BCD device includes a poly-emitter type bipolar transistor having a poly-emitter area including a polysilicon material and at least one of a CMOS and a DMOS formed on a single wafer together with the poly-emitter type bipolar transistor.Type: ApplicationFiled: August 24, 2009Publication date: March 4, 2010Inventor: Bon-Keun Jun
-
Patent number: 7671395Abstract: Integrated circuit devices are provide having a vertical diode therein. The devices include an integrated circuit substrate and an insulating layer on the integrated circuit substrate. A contact hole penetrates the insulating layer. A vertical diode is in lower region of the contact hole and a bottom electrode in the contact hole has a bottom surface on a top surface of the vertical diode. The bottom electrode is self-aligned with the vertical diode. A top surface area of the bottom electrode is less than a horizontal section area of the contact hole. Methods of forming the integrated circuit devices and phase change memory cells are also provided.Type: GrantFiled: September 29, 2008Date of Patent: March 2, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hyun Park, Jae-Hee Oh, Se-Ho Lee, Won-Cheol Jeong
-
Patent number: 7666732Abstract: A method of fabricating a complementary metal oxide semiconductor (CMOS) structure including at least one nFET and at least one pFET located on a surface of a semiconductor substrate is provided. In accordance with the present invention, the nFET and the pFET both include at least a single gate metal and the nFET gate stack is engineered to have a gate dielectric stack having no net negative charge and the pFET gate stack is engineered to have a gate dielectric stack having no net positive charge. In particularly, the present invention provides a method of fabricating a CMOS structure in which the nFET gate stack is engineered to include a band edge workfunction and the pFET gate stack is engineered to have a ¼ gap workfunction.Type: GrantFiled: September 15, 2008Date of Patent: February 23, 2010Assignee: International Business Machines CorporationInventors: Bruce B. Doris, Young-Hee Kim, Barry P. Linder, Vijay Narayanan, Vamsi K. Paruchuri
-
Patent number: 7651906Abstract: Integrated circuit devices include an integrated circuit substrate and an insulating layer on the integrated circuit substrate. A contact hole penetrates the insulating layer. A vertical diode is in the contact hole and a stress buffer spacer is provided between the vertical diode and the insulating layer. Methods of forming the integrated circuit devices are also provided.Type: GrantFiled: October 11, 2006Date of Patent: January 26, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hyun Park, Jae-Hee Oh, Won-Cheol Jeong, Sang-Jin Park
-
Patent number: 7645659Abstract: Provided are a power semiconductor device using a silicon substrate as a FS layer and a method of manufacturing the same. A semiconductor substrate of a first conductivity type is prepared. An epitaxial layer is grown on one surface of the semiconductor substrate. Here, the epitaxial layer is doped at a concentration lower than that of the semiconductor substrate and is intended to be used as a drift region. A base region of a second conductivity type is formed in a predetermined region of the epitaxial layer. An emitter region of the first conductivity type is formed in a predetermined region of the base region. A gate electrode with a gate insulating layer is formed on the base region between the emitter region and the drift region of the epitaxial layer. A rear surface of the semiconductor substrate is ground to reduce the thickness of the semiconductor substrate, thereby setting an FS region of the first conductivity type.Type: GrantFiled: November 30, 2005Date of Patent: January 12, 2010Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Chong-man Yun, Kwang-hoon Oh, Kyu-hyun Lee, Young-chull Kim
-
Patent number: 7642168Abstract: A system and method are disclosed for providing a self aligned bipolar transistor using a sacrificial polysilicon external base. An active region of a transistor is formed and a sacrificial polysilicon external base is formed above the active region of the transistor and covered with a silicon oxide layer. Then an emitter window is etched and filled with silicon nitride. An etch procedure is subsequently performed to remove the sacrificial polysilicon external base. A layer of doped polysilicon material is then deposited to fill a cavity within the transistor formed by the removal of the sacrificial polysilicon external base. A polysilicon emitter structure is subsequently formed in the emitter window. The self aligned bipolar transistor architecture of the invention is compatible with BiCMOS technology.Type: GrantFiled: May 18, 2007Date of Patent: January 5, 2010Assignee: National Semiconductor CorporationInventors: Mingwei Xu, Steven J. Adler
-
Patent number: 7642154Abstract: A biCMOS device including a bipolar transistor and a Polysilicon/Insulator/Polysilicon (PIP) capacitor is disclosed. A biCMOS device may have a relatively low series resistance at a bipolar transistor. A bipolar transistor may have a desirable amplification rate.Type: GrantFiled: October 27, 2006Date of Patent: January 5, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Kwang Young Ko
-
Patent number: 7635621Abstract: A lateral double-diffused metal oxide semiconductor (LDMOS) device is disclosed. The LDMOS device comprises a gate region and a body region under the gate region. The LDMOS device includes an enhanced drift region under the gate region. The enhanced drift region touches the body region. By designing the device such that the enhanced drift region overlaps and compensates the lateral tail of the body region of the LDMOS transistor, the Ron*area product is reduced. Accordingly, the on-resistance is significantly reduced while minimally affecting the breakdown voltage of the device.Type: GrantFiled: April 25, 2006Date of Patent: December 22, 2009Assignee: Micrel, Inc.Inventors: Steve McCormack, Ji-hyoung Yoo
-
Publication number: 20090309167Abstract: Embodiments relate to a bipolar transistor that includes a body region having a fin structure. At least one terminal region may be formed over at least a portion of the body region. The at least one terminal region may be formed as an epitaxially grown region. Embodiments also relate to a vertically integrated electronic device that includes a first terminal region, a second terminal region and a third terminal region. The second terminal region may be arranged over at least a portion of the third terminal region, and at least two of the first, second and third terminal regions may be formed as epitaxially grown regions.Type: ApplicationFiled: June 12, 2008Publication date: December 17, 2009Inventors: Christian Russ, Christian Pacha, Snezana Jenei, Klaus Schruefer
-
Patent number: 7629210Abstract: To make electric current concentration and electric field concentration hardly take place in junction parts even in case of performing miniaturization and to achieve triggering at low voltage. An ESD protection apparatus is installed between an input terminal 6 of a semiconductor integrated circuit chip and a CMOS transistor 100 and includes a trigger element 310 comprising diodes 311, 312 which are broken down by overvoltage applied to the input terminal 6 and an ESD protection element 210 including longitudinal bipolar transistors 211, 212 for discharging the accumulated electric charge of the input terminal 6 by being electrically communicated owing to the breakdown of the diodes 311, 312.Type: GrantFiled: January 4, 2007Date of Patent: December 8, 2009Assignee: NEC CorporationInventor: Mototsugu Okushima
-
Patent number: 7625792Abstract: Disclosed is a bipolar complementary metal oxide semiconductor (BiCMOS) or NPN/PNP device that has a collector, an intrinsic base above the collector, shallow trench isolation regions adjacent the collector, a raised extrinsic base above the intrinsic base, a T-shaped emitter above the extrinsic base, spacers adjacent the emitter, and a silicide layer that is separated from the emitter by the spacers.Type: GrantFiled: April 6, 2005Date of Patent: December 1, 2009Assignee: International Business Machines CorporationInventors: Peter J. Geiss, Alvin J. Joseph, Qizhi Liu, Bradley A. Orner
-
Publication number: 20090289279Abstract: Methods and apparatus of integrating a buried-channel PMOS into a BiCMOS process. The apparatus comprises at least one bipolar transistor and at least one MOS device coupled to the at least one bipolar transistor, such that a gate of the at least one MOS device may be coupled to an emitter of the at least one bipolar transistor. The MOS device comprises a buried channel having mobility means, such as strained silicon for promoting hole mobility in the buried channel, and confinement means, such as a cap layer disposed proximate to the buried channel for limiting leakage of holes from the buried channel. The apparatus may be formed by exposing a substrate in a PMOS, forming a SiGe layer on the substrate, forming an oxide layer on the SiGe layer, masking the PMOS, and removing at least some of the oxide and at least some of the SiGe layer.Type: ApplicationFiled: May 22, 2008Publication date: November 26, 2009Applicant: STMicroelectronics Inc.Inventor: Prasanna Khare
-
Patent number: 7598136Abstract: An image sensor comprising a transfer gate electrode having a uniform impurity doping distribution is provided. The image sensor further comprises a semiconductor substrate comprising a pixel area, wherein the pixel area comprises an active region and the transfer gate electrode is disposed on the active region. A method of fabricating the image sensor is also provided. The method comprises preparing a semiconductor substrate, forming a polysilicon layer on the semiconductor substrate, doping the polysilicon layer with impurity ions, and patterning the polysilicon layer.Type: GrantFiled: March 22, 2006Date of Patent: October 6, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hoon Park, Jae-Ho Song, Won-Je Park
-
Patent number: 7595231Abstract: In a logic area, impurities are doped into the gate electrode and the source/drain diffusion regions of a MIS transistor. Thereafter in a memory cell area, word lines are patterned, source/drain regions are formed, and contact holes are formed. Side wall spacers of the MIS transistor in the logic area are made of silicon oxide. A semiconductor device of logic-memory can be manufactured by a reduced number of manufacture processes while the transistor characteristics are stabilized and the fine patterns in the memory cell are ensured.Type: GrantFiled: November 14, 2006Date of Patent: September 29, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Toshio Taniguchi, Taiji Ema, Toru Anezaki
-
Patent number: 7582502Abstract: Provided are methods for manufacturing a back side illumination image sensor. In one method, an ion implantation layer is formed in an entire region of a front side of a first substrate. A device isolation region is formed in the front side of the first substrate to define a pixel region. A light sensing unit and a readout circuitry are formed in the pixel region. An interlayer insulating layer and a metal line are formed on the first substrate. A second substrate is bonded to the front side of the first substrate on which the metal line is formed. A lower side of the first substrate under the ion implantation region is removed such that the light sensing unit is available at the backside of the first substrate.Type: GrantFiled: October 31, 2008Date of Patent: September 1, 2009Assignee: Dongbu Hitek Co., Ltd.Inventors: Joon Hwang, Hee Sung Shim
-
Patent number: 7579230Abstract: A high voltage BICMOS device and a method for manufacturing the same, which may improve the reliability of the device by securing a distance between adjacent DUF regions, are provided. The high voltage BICOMOS device includes: a reverse diffusion under field (DUF) region formed by patterning a predetermined region of a semiconductor substrate; a diffusion under field (DUF) region formed in the substrate adjacent to the reverse DUF region; a spacer formed at a sidewall of the reverse DUF region; an epitaxial layer formed on an entire surface of the substrate; and a well region formed in contact with the DUF region.Type: GrantFiled: December 21, 2006Date of Patent: August 25, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Kwang Young Ko
-
Patent number: 7569445Abstract: A semiconductor device including a gate located over a semiconductor substrate and a source/drain region located adjacent the gate. The source/drain region is bounded by an isolation structure that includes a constricted current passage between the gate and the source/drain region.Type: GrantFiled: October 15, 2007Date of Patent: August 4, 2009Assignee: Agere Systems Inc.Inventor: Yehuda Smooha
-
Patent number: 7569448Abstract: A method of manufacturing a CMOS-BJT semiconductor device comprises the steps of: forming a collector region of a first conductivity type and a first well of the first conductivity type, simultaneously in a semiconductor substrate; forming a second well of a second conductivity type opposite to said first conductivity type, in the semiconductor substrate; forming a base region of the second conductivity type in the collector region; forming first and second insulated gate structure on said first and second wells, and a junction protection structure having same constituent elements as said insulated gate structures on said base region; and forming second source/drain regions of the first conductivity type in said second well, and an emitter region of the first conductivity type in the base region, simultaneously, with an emitter-base junction reaching the principal surface below said junction protection structure.Type: GrantFiled: April 27, 2007Date of Patent: August 4, 2009Assignee: Yamaha CorporationInventors: Takayuki Kamiya, Kunihiko Mitsuoka
-
Publication number: 20090159982Abstract: A Bi-CMOS semiconductor device and method for manufacturing the same are provided. An n-well can be formed in a semiconductor substrate, and an NMOS transistor can be provided on the substrate separated from the n-well by a device isolation layer. An NPN bipolar transistor can be formed using the n-well. In particular, a collector contact region and a p-base region can be provided in the n-well. In addition, a base contact region and an emitter contact region can be disposed in the p-base region. A silicide is provided on the source and drain regions and the gate of the NMOS transistor, and the base contact region of the NPN bipolar transistor.Type: ApplicationFiled: October 3, 2008Publication date: June 25, 2009Inventor: Yeo Cho YOON
-
Publication number: 20090127629Abstract: NPN and PNP bipolar junction transistors are formed in a semiconductor substrate material in a double polysilicon CMOS process flow in a manner that allows the collectors of both of the npn and pnp bipolar transistors to be biased differently than the bias that is placed on the semiconductor substrate material.Type: ApplicationFiled: November 15, 2007Publication date: May 21, 2009Inventor: Zia Alan Shafi
-
Patent number: 7534680Abstract: Provided are bipolar transistor, BiCMOS device and method of fabricating thereof, in which an existing sub-collector disposed beneath a collector of a SiGe HBT is removed and a collector plug disposed at a lateral side of the collector is approached to a base when fabricating a Si-based very high-speed device, whereby it is possible to fabricate the SiGe HBT and an SOI CMOS on a single substrate, reduce the size of the device and the number of masks to be used, and implement the device of high density, low power consumption, and wideband performance.Type: GrantFiled: April 30, 2007Date of Patent: May 19, 2009Assignee: Electronics and Telecommunications Research InstituteInventors: Jin Yeong Kang, Seung Yun Lee, Kyoung Ik Cho
-
Patent number: 7534679Abstract: Method and systems for producing a semiconductor circuit arrangement are disclosed. In one implementation, after a formation of a first electrically conductive layer at the surface of a semiconductor substrate for the purpose of realizing a base connection layer and a first split gate layer, an implantation mask is formed for the purpose of carrying out a first collector implantation for the purpose of forming a collector connection zone. After the formation of a hard mask layer and a first etching mask, the hard mask layer is patterned and an emitter window is uncovered using the patterned hard mask layer. Using the patterned hard mask layer a second collector implantation is effected for the purpose of forming a collector zone, a base layer being formed in the region of the emitter window.Type: GrantFiled: October 25, 2006Date of Patent: May 19, 2009Assignee: Infineon Technologies AGInventors: Markus Rochel, Armin Tilke, Cajetan Wagner
-
Patent number: 7524718Abstract: A method for manufacturing a photoelectric transducer, comprising: forming a first electrode on a substrate; forming a first conductivity-type semiconductor layer on the first electrode; forming an I type semiconductor layer on the first conductivity-type semiconductor layer; forming on the I type semiconductor layer a second conductivity-type semiconductor layer that is different from the first conductivity-type; and forming a second electrode on the second conductivity-type semiconductor layer, wherein the forming of the I type semiconductor layer includes: forming a precursor film of the I type semiconductor layer on the first conductivity-type semiconductor layer by arranging droplets containing a silicon compound in an island shape; and converting the precursor film into the I type semiconductor layer by carrying out heat treatment or photoirradiation treatment to the precursor film.Type: GrantFiled: March 14, 2006Date of Patent: April 28, 2009Assignee: Seiko Epson CorporationInventors: Masahiro Furusawa, Ichio Yudasaka, Hideki Tanaka, Tsutomu Miyamoto, Hideo Shimamura
-
Publication number: 20090045467Abstract: This document discusses, among other things, apparatus having at least one CMOS transistor overlying a substrate; and at least one finned bipolar transistor overlying the substrate and methods for making the apparatus.Type: ApplicationFiled: August 13, 2007Publication date: February 19, 2009Inventors: Ronald Kakoschke, Klaus Schrufer
-
Patent number: 7488638Abstract: A method for fabricating integrable PMOSFET semiconductor structures in a P-doped substrate which are distinguished by a high dielectric strength is provided. In order to fabricate the PMOSFET semiconductor structure, a mask is applied to a semiconductor substrate for the definition of a window delimited by a peripheral edge. An N-doped well is thereupon produced in the P-doped semiconductor substrate by means of high-voltage ion implantation through the window delimited by the mask, the edge zone of said N-doped well reaching as far as the surface of the semiconductor substrate. The individual regions for the source, drain and bulk of the PMOSFET semiconductor structure are then produced in the P-doped inner zone enclosed by the well. The P-doped inner zone forms the drift zone of the PMOSFET structure. Since the drift zone has the weak basic doping of the substrate, the PMOSFET has a high dielectric strength.Type: GrantFiled: December 8, 2005Date of Patent: February 10, 2009Assignee: PREMA Semiconductor GmbHInventors: Hartmut Grutzediek, Joachim Scheerer
-
Patent number: 7470594Abstract: A method is disclosed for controlling the formation of an interfacial oxide layer in a polysilicon emitter transistor device. The interfacial oxide layer is formed between an underlying substrate of single crystal silicon and an upper layer of polysilicon. The current gain and the emitter resistance of the transistor device are related to the thickness of the interfacial oxide layer. The oxide of the interfacial oxide layer is grown in a low pressure, low temperature pure oxygen (O2) environment that greatly reduces the oxidation rate. The low oxidation rate allows the thickness of the interfacial oxide layer to be precisely controlled and sources of variation to be minimized in the manufacturing process.Type: GrantFiled: December 14, 2005Date of Patent: December 30, 2008Assignee: National Semiconductor CorporationInventors: Richard W. Foote, Jr., William Max Coppock, Darren Lee Rust, Charles A. Dark
-
Patent number: 7465636Abstract: Methods for forming a wire from silicon or other semiconductor material are disclosed. Also disclosed are various devices including such a semiconductor wire. According to one embodiment, a wire is spaced apart from an underlying substrate, and the wire extends between a first end and an opposing second end, each of the first and second ends being affixed to the substrate. Other embodiments are described and claimed.Type: GrantFiled: January 9, 2007Date of Patent: December 16, 2008Assignee: Intel CorporationInventor: Peter L. D. Chang
-
Patent number: 7456070Abstract: A method of fabricating a transistor that includes a doped buried region within a semiconductor body. The doped buried region includes a portion having a first thickness and a second thickness, the first thickness being less than the second thickness. In one embodiment, the first thickness is about half the second thickness. The transistor also includes a collector region over the buried region, a base region within the collector region and an emitter region within the base region.Type: GrantFiled: December 27, 2002Date of Patent: November 25, 2008Assignee: Texas Instruments IncorporatedInventor: Frank S. Johnson
-
Patent number: 7456061Abstract: The invention, in one aspect, provides a method of manufacturing a semiconductor device. This aspect includes forming gate electrodes in a non-bipolar transistor region of a semiconductor substrate, placing a polysilicon layer over the gate electrodes in the non-bipolar transistor region and over the semiconductor substrate within a bipolar transistor region. A protective layer is formed over the polysilicon layer. The protective layer has a weight percent of hydrogen that is less than about 9% and is selective to silicon germanium (SiGe), such that SiGe does not form on the protective layer. This aspect further includes forming emitters for bipolar transistors in the bipolar transistor region, including forming a SiGe layer under a portion of the polysilicon layer.Type: GrantFiled: March 30, 2007Date of Patent: November 25, 2008Assignee: Agere Systems Inc.Inventors: Alan S. Chen, Mark Dyson, Nace M. Rossi, Ranbir Singh, Xiaojun Yuan
-
Patent number: 7449389Abstract: A method for fabricating a semiconductor including defining a first component region and a second component region in a semiconductor body is provided. A first epitaxial layer is formed through the first component region. A second epitaxial layer is formed over the first epitaxial layer, including configuring the physical dimensions of a first active zone of the first component region independent of a second active zone of the second component region via the first epitaxial layer and the second epitaxial layer. In one embodiment, the first component is a radio-frequency transistor and the second component is a varactor.Type: GrantFiled: October 27, 2006Date of Patent: November 11, 2008Assignee: Infineon Technologies AGInventors: Thomas Meister, Herbert Schäfer, Josef Böck, Rudolf Lachner
-
Patent number: 7442602Abstract: Integrated circuit devices are provided having a vertical diode therein. The devices include an integrated circuit substrate and an insulating layer on the integrated circuit substrate. A contact hole penetrates the insulating layer. A vertical diode is in a lower region of the contact hole and a bottom electrode in the contact hole has a bottom surface on a top surface of the vertical diode. The bottom electrode is self-aligned with the vertical diode. A top surface area of the bottom electrode is less than a horizontal section area of the contact hole. Methods of forming the integrated circuit devices and phase change memory cells are also provided.Type: GrantFiled: March 27, 2006Date of Patent: October 28, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hyun Park, Jae-Hee Oh, Se-Ho Lee, Won-Cheol Jeong
-
Publication number: 20080237731Abstract: A semiconductor device includes a semiconductor layer formed on an insulation layer and having an MOS (Metal Oxide Semiconductor) transistor area and a bi-polar transistor area; an MOS transistor formed in the MOS transistor area; and a bi-polar transistor formed in the bi-polar transistor area. The MOS transistor includes a source area of a second conductive type; a drain area of the second conductive type; and a channel area of a first conductive type. The MOS transistor further includes a gate electrode formed on the channel area with a first oxide layer inbetween. The bi-polar transistor includes a collector area of the second conductive type; an emitter area of the second conductive type; and a base area of the first conductive type. The bi-polar transistor further includes a dummy pattern formed on the base area with a second oxide layer inbetween.Type: ApplicationFiled: March 14, 2008Publication date: October 2, 2008Inventors: Koichi Kishiro, Koji Yuki
-
Patent number: 7427542Abstract: A method of manufacturing a semiconductor device including a complementary metal oxide semiconductor (CMOS) and a bipolar junction transistor (BJT), the method comprising the steps of: forming a gate oxide layer on a substrate having a p-type and an n-type well; removing the gate oxide layer on the p-type well; forming bases on the p-type well; forming a first photosensitive layer pattern that exposes the bases on the substrate; implanting p-type impurity ions into the bases through the first photosensitive layer pattern; removing the first photosensitive layer pattern; forming a second photosensitive layer pattern that exposes the p-type and the n-type wells; and implanting n-type impurity ions into the p-type and the n-type wells through the second photosensitive layer pattern to form an emitter and a collector, respectively, to form the BJT. Therefore, CMOS manufacturing processes are used to form a high frequency BJT having improved frequency and noise characteristics.Type: GrantFiled: December 15, 2006Date of Patent: September 23, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Yeo-Jo Yun