Including Bipolar Transistor (i.e., Bicmos) Patents (Class 438/202)
-
Patent number: 7009259Abstract: A semiconductor device (100) according to the present invention comprises a vertical PNP bipolar transistor (20), an NMOS transistor (50) and a PMOS transistor (60) that are of high dielectric strength, and a P-type semiconductor substrate 1, as shown in FIG. 2. A substrate isolation layer (21) of the PNP bipolar transistor (20), a drain buried layer (51) of the NMOS transistor (50), and a back gate buried layer (61) of the PMOS transistor (60) are formed simultaneously by selectively implanting N-type impurities, such as phosphorous, in the semiconductor substrate (1). This invention greatly contributes to curtailing the processes of fabricating BiCMOS ICs and the like including vertical bipolar transistors with easily controllable performance characteristics, such as a current amplification factor, and MOS transistors with high dielectric strength and makes even more miniaturization of such ICs achievable.Type: GrantFiled: April 7, 2005Date of Patent: March 7, 2006Assignee: Sony CorporationInventors: Kenichi Ookubo, Hideki Mori, Shigeru Kanematsu
-
Patent number: 7008836Abstract: A method to provide a triple well in an epitaxially based CMOS or B:CMOS process comprises the step of implanting the triple well prior to the epitaxial deposition.Type: GrantFiled: March 26, 2004Date of Patent: March 7, 2006Assignee: Infineon Technologies Wireless Solutions Sweden ABInventors: Patrik Algotsson, Karin Andersson, Hans Norström
-
Patent number: 7005761Abstract: A circuit configuration is used for off-load switching. The circuit configuration can be used as a component in a switch mode power supply, a clocked supply, a voltage regulator, and a lamp switch, wherein the circuit configuration is embodied as an IGBT, especially a field stop IGBT or alternately and additionally as a PT IGBT. A method for using the circuit configuration include three operating modes: in a first operating mode, power for a load is modulated by pulse modulation; in a second operating mode, the power is modulated by changing a switching-on time; and, in a third operating mode, both are implemented.Type: GrantFiled: November 19, 2002Date of Patent: February 28, 2006Assignee: Infineon Technologies AGInventors: Gerald Deboy, Holger Huesken, Thomas Laska
-
Patent number: 7005337Abstract: The present invention provides a method for parallel production of an MOS transistor in an MOS area of a substrate and a bipolar transistor in a bipolar area of the substrate. The method includes generating an MOS preparation structure in the MOS area, wherein the MOS preparation structure includes an area provided for a channel, a gate dielectric, a gate electrode layer and a mask layer on the gate electrode layer. Further, a bipolar preparation structure is generated in the bipolar area, which includes a conductive layer and a mask layer on the conductive layer. For determining a gate electrode and a base terminal area, common structuring of the gate electrode layer and the conductive layer is performed. Further, the method includes simultaneous generation of isolating spacing layers on side walls of the gate electrode layer in the MOS area and the conductive layer in the bipolar area by depositing a first and second spacing layer.Type: GrantFiled: February 6, 2004Date of Patent: February 28, 2006Assignee: Infineon Technologies AGInventors: Adrian Berthold, Josef Boeck, Wolfgang Klein, Juergen Holz
-
Patent number: 7001806Abstract: A semiconductor structure comprises a buried first semiconductor layer of a first doping type, a second semiconductor layer of the first doping type on the buried semiconductor layer, which is less doped than the buried first semiconductor layer, a semiconductor area of a second doping type on the second semiconductor layer, so that a pn junction is formed between the semiconductor area and the second semiconductor layer, and a recess present below the semiconductor area in the buried first semiconductor layer, which comprises a semiconductor material of the first doping type, which can be less doped than the buried first semiconductor layer and has a larger distance to the semiconductor area of the second doping type on the second semiconductor layer, such that the breakdown voltage across the pn junction is higher than if the recess were not provided.Type: GrantFiled: February 17, 2004Date of Patent: February 21, 2006Assignee: Infineon Technologies AGInventors: Armin Tilke, Wolfgang Klein
-
Patent number: 6995055Abstract: A method of fabricating CMOS transistors of first and second conductivity types in an SOI substrate includes the steps of etching contact holes and alignment marks through the semiconductor and insulating films and into the support substrate of an SOI substrate, forming a thermal oxide film on the semiconductor layer inside the contact holes, forming back regions of the CMOS transistors in the substrate, forming a well regions of the CMOS transistors in the semiconductor film, forming a gate oxide film, gate electrodes, source regions, drain regions, and body regions, forming an interlayer insulating film, forming contacts of the source regions, drain regions, and body regions, forming openings in the interlayer insulating film over the contact holes, and forming wiring on the interlayer insulating film.Type: GrantFiled: February 7, 2003Date of Patent: February 7, 2006Assignee: Seiko Instruments Inc.Inventors: Yoshifumi Yoshida, Miwa Wake
-
Patent number: 6987039Abstract: A method of forming a lateral bipolar transistor without added mask in CMOS flow including a p-substrate; patterning and n-well implants; pattern and implant pocket implants for core nMOS and MOS; pattern and implants pocket implants I/O nMOS and pMOS; sidewall deposit and etch and then source/drain pattern and implant for nMOS and pMOS. The method includes the steps of forming emitter and collector contacts by implants used in source/drain regions; forming an emitter that includes implants done in core pMOS during core pMOS LDD extender and pocket implant steps and while the collector omits the core pMOS LDD extender and pocket implants; forming a base region below the emitter and collector contacts by the n-well region with said base region going laterally from emitter to collector being the n-well and including pocket implants; and forming base contact by said n-well region and by implants used in nMOS source/drain regions.Type: GrantFiled: September 30, 2002Date of Patent: January 17, 2006Assignee: Texas Instruments IncorporatedInventor: Amitava Chatterjee
-
Patent number: 6967134Abstract: The invention encompasses a method of forming a silicon nitride layer. A substrate is provided which comprises a first mass and a second mass. The first mass comprises silicon and the second mass comprises silicon oxide. A sacrificial layer is formed over the first mass. While the sacrificial layer is over the first mass, a nitrogen-containing material is formed across the second mass. After the nitrogen-containing material is formed, the sacrificial layer is removed. Subsequently, a silicon nitride layer is formed to extend across the first and second masses, with the silicon nitride layer being over the nitrogen-containing material. Also, a conductivity-enhancing dopant is provided within the first mass. The invention also pertains to methods of forming capacitor constructions.Type: GrantFiled: January 8, 2003Date of Patent: November 22, 2005Assignee: Micron Technology, Inc.Inventors: Er-Xuan Ping, Zhiping Yin
-
Patent number: 6962842Abstract: A method of removing a sacrificial emitter feature in a bipolar complementary metal oxide semiconductor (BICMOS) process with a super self-aligned bipolar junction transistor (BJT) is disclosed. According to the new method, a mask layer, such as an oxide deposited using high density plasma (HDP) techniques, is deposited over an extrinsic base layer and over a sacrificial emitter structure. Because of the particular characteristic of the HDP oxide, the deposition of HDP oxide forms a triangular-like structure over the sacrificial emitter structure having a maximum thickness less than the thickness of the HDP oxide over the extrinsic base layer. This facilitates the complete removal of the HDP oxide above the sacrificial emitter layer without the complete removal of the HDP oxide above the extrinsic base layer. This allows the removal of the sacrificial emitter structure while the remaining HDP oxide, serving as a mask, protects the underlying extrinsic base layer.Type: GrantFiled: March 6, 2003Date of Patent: November 8, 2005Assignee: Maxim Integrated Products, Inc.Inventors: Alexander Kalnitsky, Sang H. Park, Viktor Zekeriya, Larry Wang
-
Patent number: 6949424Abstract: A method of forming a bipolar transistor device, and more particularly a vertical poly-emitter PNP transistor, as part of a BiCMOS type manufacturing process is disclosed. The formation of the PNP transistor during a CMOS/DMOS fabrication process requires merely one additional mask to facilitate formation of a very small emitter in a portion of an N-type surface layer of a double diffused well (DWELL). Unlike conventional PNP transistors, a separate mask is not required to establish the base of the transistor as the transistor base is formed from a portion of the double diffused well and the DWELL includes a P-type body layer formed via implantation through the same opening in the same mask utilized to establish the N-type surface layer of the double diffused well. The base is also thin thus improving the transistor's frequency and gain.Type: GrantFiled: August 28, 2003Date of Patent: September 27, 2005Assignee: Texas Instruments IncorporatedInventor: Lily Springer
-
Patent number: 6939802Abstract: A semiconductor device having stable device characteristics, in which variation in contact resistance between silicon and poly-silicon or between poly-silicon and poly-silicon is reduced. In a cleaning process before forming an upper layer poly-silicon film, a treatment is conducted to form a thin uniform oxide film on the surface of silicon. After forming the upper layer poly-silicon film 11, a removed portion is uniformly formed on the thin uniform oxide film by applying a short time, high temperature annealing treatment.Type: GrantFiled: August 29, 2003Date of Patent: September 6, 2005Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Masaaki Ikegami
-
Patent number: 6939769Abstract: The present invention provides a method for manufacturing a semiconductor device capable of acquiring productivity when a p-type source/drain is formed by the implantation of a BF2 and B ions. The method for manufacturing a semiconductor device includes the steps of: implanting a BF2 ion in a p-type source/drain region on a silicon substrate with an ion implantation energy of from about 10 keV to about 20 keV; implanting B ion in the p-type source/drain region with an ion implantation energy of from about 5 keV to about 10 keV; and forming a p-type source/drain by carrying out a thermal treatment.Type: GrantFiled: May 6, 2002Date of Patent: September 6, 2005Assignee: Hynix Semiconductor Inc.Inventor: Jae-Geun Oh
-
Patent number: 6933202Abstract: According to one exemplary embodiment, a method for forming an NPN and a vertical PNP device on a substrate comprises forming an insulating layer over an NPN region and a PNP region of the substrate. The method further comprises forming a buffer layer on the insulating layer and forming an opening in the buffer layer and the insulating layer in the NPN region, where the opening exposes the substrate. The method further comprises forming a semiconductor layer on the buffer layer and in the opening in the NPN region, where the semiconductor layer has a first portion situated in the opening and a second portion situated on the buffer layer in the PNP region. The first portion of the semiconductor layer forms a single crystal base of the NPN device and the second portion of the semiconductor layer forms a polycrystalline emitter of the vertical PNP device.Type: GrantFiled: April 9, 2004Date of Patent: August 23, 2005Assignee: Newport Fab, LLCInventors: Paul D. Hurwitz, Kenneth M. Ring, Chun Hu, Amol Kalburge
-
Patent number: 6927115Abstract: The lateral pnp transistor encompasses a p-type semiconductor substrate, an n-type first buried region disposed on the semiconductor substrate, an n-type uniform base region disposed on the first buried region, an n-type first plug region disposed in the uniform base region, a p-type first emitter region and a first collector region disposed in and at the top surface of the uniform base region, a graded base region disposed in the uniform base region and a first base contact region disposed in the first plug region. The graded base region encloses the bottom and the side of the first main electrode region. The doping profile in the graded base region intervening between the first emitter region and the first collector region is such that the impurity concentration is gradually decreases towards the second main electrode region from the first main electrode region.Type: GrantFiled: March 22, 2004Date of Patent: August 9, 2005Assignee: Sanken Electric Co., Ltd.Inventors: Makoto Yamamoto, Akio Iwabuchi
-
Patent number: 6919615Abstract: A semiconductor device for an integrated injection logic cell having a pnp bipolar transistor structure formed on a semiconductor substrate, wherein at least one layer of insulating films formed on a base region of the pnp bipolar transistor structure is comprised of a silicon nitride film. The semiconductor device of the present invention is advantageous in that the silicon nitride film constituting at least one layer of the insulating films formed on the base region of the pnp bipolar transistor prevents an occurrence of contamination on the surface of the base region, so that both the properties of the pnp bipolar transistor and the operation of the IIL cell can be stabilized. Further, by the process of the present invention, the above-mentioned excellent semiconductor device can be produced.Type: GrantFiled: January 14, 2003Date of Patent: July 19, 2005Assignee: Sony CorporationInventor: Hirokazu Ejiri
-
Patent number: 6914308Abstract: A semiconductor device in which a vertical pnp-bipolar transistor is formed in a prescribed element region on a semiconductor substrate includes: a buried n+-layer of a high concentration formed in the prescribed element region; and a p-type collector layer formed on the buried n+-layer. By introducing impurities that has a larger diffusion coefficient than the buried n+-layer, the collector layer can be formed on the buried n+-layer formed in common with other element regions, without any special masking.Type: GrantFiled: January 2, 2002Date of Patent: July 5, 2005Assignee: Renesas Technology Corp.Inventor: Hidenori Fujii
-
Patent number: 6908804Abstract: The bipolar transistor comprises a collector region (1) of a semiconductor material having a first doping type, a base region (2) of a semiconductor material having a second doping type, and an emitter region (3) having the first doping type. A junction is present between the emitter region (3) and the base region (2), and, viewed from the junction (4), a depletion region (5) extends into the emitter region (3). The emitter region (3) comprises a layer (6) of a first semiconductor material and a layer (7) of a second semiconductor material. The first semiconductor material has a higher intrinsic carrier concentration than the second semiconductor material. The layer (7) of said second semiconductor material is positioned outside the depletion region (5). The second semiconductor material has such a doping concentration that Auger recombination occurs. The invention also relates to a semiconductor device comprising such a bipolar transistor.Type: GrantFiled: August 27, 2003Date of Patent: June 21, 2005Assignee: Koninklijke Philips Electronics N.V.Inventors: Hendrik Gezienus Albert Huizing, Jan Willem Slotboom, Doede Terpstra, Johan Hendrik Klootwijk, Eyup Aksen
-
Patent number: 6903424Abstract: A semiconductor device (100) according to the present invention comprises a vertical PNP bipolar transistor (20), an NMOS transistor (50) and a PMOS transistor (60) that are of high dielectric strength, and a P-type semiconductor substrate 1, as shown in FIG. 2. A substrate isolation layer (21) of the PNP bipolar transistor (20), a drain buried layer (51) of the NMOS transistor (50), and a back gate buried layer (61) of the PMOS transistor (60) are formed simultaneously by selectively implanting N-type impurities, such as phosphorous, in the semiconductor substrate (1). This invention greatly contributes to curtailing the processes of fabricating BiCMOS ICs and the like including vertical bipolar transistors with easily controllable performance characteristics, such as a current amplification factor, and MOS transistors with high dielectric strength and makes even more miniaturization of such ICs achievable.Type: GrantFiled: February 3, 2003Date of Patent: June 7, 2005Assignee: Sony CorporationInventors: Kenichi Ookubo, Hideki Mori, Shigeru Kanematsu
-
Patent number: 6902970Abstract: Production of an insulated-gate field-effect transistor is begun and interrupted at an uncompleted point. Then, a bipolar transistor is almost completely produced. At that point, a return is made to the production of the insulated-gate field-effect transistor. Lastly, a finishing step common to both transistors and including common thermal annealing and common siliciding is performed.Type: GrantFiled: January 27, 2003Date of Patent: June 7, 2005Assignee: STMicroelectronics S.A.Inventors: Michel Marty, Alain Chantre
-
Patent number: 6900087Abstract: The present invention relates to integrated circuits having symmetric inducting devices with a ground shield. In one embodiment, a symmetric inducting device for an integrated circuit comprises a substrate, a main metal layer and a shield. The substrate has a working surface. The main metal layer has at least one pair of current path regions. Each of the current path region pairs is formed in generally a regular polygonal shape that is generally symmetric about a plane of symmetry that is perpendicular to the working surface of the substrate. The shield is patterned into segments that are generally symmetric about the plane of symmetry. Medial portions of at least some segments of the shield are formed generally perpendicular to the plane of symmetry as the medial portions cross the plane of symmetry.Type: GrantFiled: August 21, 2003Date of Patent: May 31, 2005Assignee: Globespan Virata IncorporatedInventors: Rex Everett Lowther, William R. Young
-
Patent number: 6881976Abstract: A BiCMOS semiconductor, and manufacturing method therefore, is provided. A semiconductor substrate having a collector region is provided. A pseudo-gate is formed over the collector region. An emitter window is formed in the pseudo-gate to form an extrinsic base structure. An undercut region beneath a portion of the pseudo-gate is formed to provide an intrinsic base structure in the undercut region. An emitter structure is formed in the emitter window over the intrinsic base structure. An interlevel dielectric layer is formed over the semiconductor substrate, and connections are formed through the interlevel dielectric layer to the collector region, the extrinsic base structure, and the emitter structure. The intrinsic base structure comprises a compound semiconductive material such as silicon and silicon-germanium, or silicon-germanium-carbon, or combinations thereof.Type: GrantFiled: November 6, 2003Date of Patent: April 19, 2005Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Jia Zhen Zheng, Lap Chan, Shao-fu Sanford Chu
-
Patent number: 6875648Abstract: An EEPROM memory cell uses an emitter polysilicon film for fabricating shallow source/drain regions to increase a breakdown voltage of the wells. The wells are fabricated to be approximately 100 nm (0.1 micrometers (?m)) in depth with a breakdown voltage of approximately 14 volts or more. A typical breakdown voltage of a well in a bipolar process is approximately 10 volts. Due to the increased breakdown voltage achieved, EEPROM memory cells can be produced along with bipolar devices on a single integrated circuit chip and fabricated on a common semiconductor fabrication line.Type: GrantFiled: July 9, 2004Date of Patent: April 5, 2005Assignee: Atmel CorporationInventor: Muhammad I. Chaudhry
-
Patent number: 6858486Abstract: A vertical bipolar transistor is described which utilizes ion implantation steps which are used to form an nMOS field effect device and a pMOS field effect device. The implantation steps form an n-well, a channel stop p-well region and emitter region which are vertically oriented within a semiconductor substrate. The resulting bipolar device is junction isolated from other circuits formed on the substrate by a p-well region.Type: GrantFiled: September 8, 2003Date of Patent: February 22, 2005Assignee: Texas Instruments IncorporatedInventor: Amitava Chatterjee
-
Patent number: 6858485Abstract: A double-polysilicon, self-aligned bipolar transistor has a collector region formed in a doped semiconductor substrate, an intrinsic counterdoped base formed on the surface of the substrate and a doped emitter formed in the surface of the intrinsic base. Form an etch stop dielectric layer over the intrinsic base layer above the collector. Form a base contact layer of a conductive material over the etch stop dielectric layer and the intrinsic base layer. Form a second dielectric layer over the base contact layer. Etch a wide window through the dielectric layer and the base contact layer stopping the etching of the window at the etch stop dielectric layer. Form an island or a peninsula narrowing the wide window leaving at least one narrowed window within the wide window. Form sidewall spacers in the either the wide window or the narrowed window. Fill the windows with doped polysilicon to form an extrinsic emitter. Form an emitter below the extrinsic emitter in the surface of the intrinsic base.Type: GrantFiled: May 7, 2003Date of Patent: February 22, 2005Assignee: International Business Machines CorporationInventors: Gregory G. Freeman, Marwan H. Khater, Francois Pagette, Andreas D. Stricker
-
Patent number: 6849491Abstract: A process for making a integrated circuits of different typed is described wherein sequence of mask steps is applied to a substrate or epitaxial layer of p-type material. The sequence is chosen from a predefined common set of mask steps according to the particular type of integrated circuit to be fabricated. In this way, various types of integrated circuit can be fabricated in a most efficient manner.Type: GrantFiled: September 28, 2001Date of Patent: February 1, 2005Assignee: DALSA Semiconductor Inc.Inventors: Stephane Martel, Yan Riopel, Sebastien Michel, Luc Ouellet
-
Patent number: 6846710Abstract: Provided is a method for manufacturing a self-aligned BiCMOS including a SiGe heterojunction bipolar transistor (HBT) for performing high-frequency operations. In this method, an extrinsic base and a selective ion-implanted collector (SIC) are formed by a self-alignment process.Type: GrantFiled: December 31, 2003Date of Patent: January 25, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-don Yi, Heon-jong Shin
-
Publication number: 20040266087Abstract: A ceramic component with a ceramic base body (1) is described that has at least four contact surfaces (5) arranged on opposite sides and a first ceramic protective layer (15) located between them, as well as a second protective layer (20) located on at least two other sides of the base body (1). The first ceramic protective layer in this case can be sintered at a higher temperature than the contact surfaces.Type: ApplicationFiled: August 25, 2004Publication date: December 30, 2004Inventors: Gunther Greier, Gunter Engel, Renate Kofler, Axel Pecina, Robert Krumphals
-
Publication number: 20040266089Abstract: A planarizer for a probe card assembly. A planarizer includes a first control member extending from a substrate in a probe card assembly. The first control member extends through at least one substrate in the probe card assembly and is accessible from an exposed side of an exterior substrate in the probe card assembly. Actuating the first control member causes a deflection of the substrate connected to the first control member.Type: ApplicationFiled: May 24, 2004Publication date: December 30, 2004Applicant: FormFactor, Inc.Inventors: Gaetan L. Mathieu, Benjamin N. Eldridge, Gary W. Grube
-
Publication number: 20040266088Abstract: A DRAM memory cell is provided with a selection transistor, which is arranged horizontally at a semiconductor substrate surface and has a first source/drain electrode, a second source/drain electrode, a channel layer arranged between the first and the second source/drain electrode in the semiconductor substrate, and a gate electrode, which is arranged along the channel layer and is electrically insulated from the channel layer, a storage capacitor, which has a first capacitor electrode and a second capacitor electrode, insulated from the first capacitor electrode, one of the capacitor electrodes of the storage capacitor being electrically conductively connected to one of the source/drain electrodes of the selection transistor, and a semiconductor substrate electrode on the rear side, the gate electrode enclosing the channel layer at at least two opposite sides.Type: ApplicationFiled: May 6, 2004Publication date: December 30, 2004Applicant: Infineon Technologies AGInventors: Richard J. Luyken, Franz Hofmann, Lothar Risch, Dirk Manger, Wolfgang Rosner, Till Schlosser, Michael Specht
-
Publication number: 20040259300Abstract: In order to prevent the contamination of wafers made of a transition metal in a semiconductor mass production process, the mass production method of a semiconductor integrated circuit device of the invention comprises the steps of depositing an Ru film on individual wafers passing through a wafer process, removing the Ru film from outer edge portions of a device side and a back side of individual wafers, on which said Ru film has been deposited, by means of an aqueous solution containing orthoperiodic acid and nitric acid, and subjecting said individual wafers, from which said Ru film has been removed, to a lithographic step, an inspection step or a thermal treating step that is in common use relation with a plurality of wafers belonging to lower layer steps (an initial element formation step and a wiring step prior to the formation of a gate insulating film).Type: ApplicationFiled: March 9, 2004Publication date: December 23, 2004Applicants: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd.Inventors: Takuya Futase, Tomonori Saeki, Mieko Kashi
-
Publication number: 20040259299Abstract: A radiation-emitting semiconductor component having a semiconductor body (1), which has a radiation-generating active layer (9) and a p-conducting contact layer (2), which contains InGaN or AlInGaN and to which a contact metalization (3) is applied.Type: ApplicationFiled: August 16, 2004Publication date: December 23, 2004Inventors: Stefan Bader, Viorel Dumitru, Volker Harle, Bertram Kuhn, Alfred Lell, Jurgen Off, Ferdinand Scholz, Heinz Schweizer
-
Publication number: 20040253779Abstract: A method of forming a bipolar junction transistor using a CMOS process that includes performing a high voltage deep well and drive-in process in a semiconductor substrate having a predetermined substructure; performing a local oxidation of silicon (LOCOS) process; performing an Nbase and Pbase process on the resulting structure; forming logic N well and P well and annealing the logic wells; forming a poly gate and sequentially forming NMOS/PMOS LDD source/drain; and forming N+/P+ source/drain, annealing the source/drain and sequentially performing a CONT˜PAD process.Type: ApplicationFiled: March 16, 2004Publication date: December 16, 2004Inventor: Dae-wook Hong
-
Publication number: 20040248355Abstract: A modified facet etch is disclosed to prevent blown gate oxide and increase etch chamber life. The modified facet etch is a two-stage process. The first stage is a plasma sputter etch to form a facet profile. The first stage etch is terminated prior to reaching the target depth for the etching process. The second stage etch is a reactive ion etch which directionally follows the facet profile to reach the target depth.Type: ApplicationFiled: July 8, 2004Publication date: December 9, 2004Inventors: William A. Polinsky, Thomas S. Kari, Mark A. Bossler
-
Publication number: 20040241927Abstract: A curable organopolysiloxane composition capable of forming cured products of superior optical transmittance exhibiting little heat-induced yellowing over time. A semiconductor device having semiconductor elements encapsulated in a cured product of the composition. The composition includes (A) an organopolysiloxane having at least two silicon-bonded alkenyl groups per molecule and bearing silicon-bonded aryl groups, whose content relative to all silicon-bonded organic groups is not less than 40 mol %, (B) an organopolysiloxane having at least two silicon-bonded hydrogen atoms per molecule, and (C) an organosiloxane oligomer complex of platinum, where the oligomer has not more than eight silicon atoms per molecule and bears silicon-bonded alkenyl groups and silicon-bonded aryl groups.Type: ApplicationFiled: April 27, 2004Publication date: December 2, 2004Inventors: Tomoko Kato, Minoru Isshiki
-
Publication number: 20040241928Abstract: Precision in an etching process is to be improved. A detecting unit 404 detects a variation of plasma emission intensity at a plurality of wavelengths (an emission band having an intensity peak in the proximity of 358 nm and an emission band having an intensity peak in the proximity of 387 nm) during a dry etching process being performed on either of a nitrogen-containing film formed on a semiconductor substrate or a non-nitrogen film provided in direct contact with the nitrogen-containing film in an etching apparatus 402. An arithmetic processing unit 406 performs calculation based on detected variation. A control unit 410 determines an endpoint of the dry etching process in consideration of the calculation result.Type: ApplicationFiled: January 29, 2004Publication date: December 2, 2004Inventors: Takuya Maruyama, Nobuaki Hamanaka
-
Publication number: 20040235232Abstract: A sensor for a switching circuit detects the logical state of the switching circuit by monitoring the current flow through the switching circuit. The current flow is conditioned by one or more current limiters and a voltage regulator, coupled in series with the switching circuit. The sensor also includes a current limit control circuit coupled to each of the current limiters. The sensor is effectively shielded from the effect of parasitic capacitance in the switching device because the current flow through the switching circuit reacts immediately and without regard to the level of parasitic capacitance whenever the switching circuit makes a state change.Type: ApplicationFiled: June 29, 2004Publication date: November 25, 2004Inventors: Zvi Regev, Alon Regev
-
Publication number: 20040235231Abstract: A semiconductor processing component formed of SiC, wherein an outer surface portion of the component has a surface impurity level that is not greater than ten times a bulk impurity level of the outer surface portion.Type: ApplicationFiled: April 14, 2004Publication date: November 25, 2004Applicant: SAINT-GOBAIN CERAMICS & PLASTICS, INC.Inventors: Yeshwanth Narendar, Richard F. Buckley
-
Publication number: 20040229420Abstract: A method for manufacturing a semiconductor device having a trench gate is provided. The method includes the steps of: forming a trench in a substrate, the trench having a depth equal to or deeper than 10 &mgr;m; annealing the substrate in a reducing atmosphere; and forming a gate insulation film on an inner wall of the trench. The substrate is annealed at a temperature between 950° C. and 1030° C. under a pressure of the reducing atmosphere equal to or higher than 20 kPa in the step of annealing. The semiconductor device includes a transistor having excellent properties. Specifically, a threshold voltage of the transistor is substantially uniformed, a gate oxide film of the transistor is not deteriorated, and crystal defects near the trench are reduced.Type: ApplicationFiled: April 29, 2004Publication date: November 18, 2004Applicant: DENSO CORPORATIONInventor: Takumi Shibata
-
Publication number: 20040229419Abstract: A gas processing device includes a sub pump that reduces the pressure of gases containing reactive components and exhausts them, a plasma decomposition device that decomposes the reactive components comprised within the gases exhausted from the sub pump then exhausts them, and a main pump that reduces the pressure of the gases exhausted from the plasma decomposition device then exhausts them.Type: ApplicationFiled: February 3, 2004Publication date: November 18, 2004Applicant: SEIKO EPSON CORPORATIONInventor: Isamu Namose
-
Publication number: 20040229421Abstract: A method of depositing a thin film on a substrate in a semiconductor device using Atomic Layer Deposition (ALD) process parameters exposes the substrate to at least one adherent material in a quantity sufficient for the material to adsorb onto the substrate and thereby form an initiation layer. The initiation layer presents at least one first reactive moiety which is then chemically reacted with at least one first reaction material using atomic layer deposition conditions to form a second reactive moiety. The second reactive moiety is then chemically reacted with at least one second reaction material under process conditions sufficient to form a reaction layer over the initiation layer. The process may be repeated to form successive reaction layers over the initiation layer. The adherent material constituting the initiation layer is preferably one which is not substantially degraded by the atomic layer deposition parameters.Type: ApplicationFiled: June 24, 2004Publication date: November 18, 2004Inventors: Gurtej Sandhu, Garo J. Derderian
-
Patent number: 6818492Abstract: This invention provides a semiconductor device which is excellent in high-frequency characteristics, wherein emitter diffusion is performed by a trench formed in a base region, the base resistance is further reduced, and the base-emitter capacitance is also reduced. A base electrode layer makes a contact with the whole surface of the base region. A tapered trench is provided in the base region. A finer emitter region is formed by emitter diffusion from the bottom portion of the trench. Since the base electrode is formed adjacently to the trench, the distance between an active region of the base and the base electrode layer can be shortened and a larger grounded area of a base can also be obtained, therefore the base resistance can be substantially reduced. In addition, by forming a fine region, the base-emitter capacitance between the base and emitter can also be reduced, therefore a transistor excellent in high-frequency characteristics can be obtained.Type: GrantFiled: December 17, 2001Date of Patent: November 16, 2004Assignee: Sanyo Electric Co., Ltd.Inventors: Hirotoshi Kubo, Shigeyuki Murai, Hisaaki Tominaga, Hidetaka Sawame
-
Publication number: 20040224458Abstract: Concerning a plurality of wafers which compose one lot, amounts of misalignment between alignment marks of these wafers and alignment patterns transferred on photoresists are measured in advance, and then, a mutual relation between a thickness of an interlayer dielectric film and a value of Wafer Scaling is calculated. When exposure is actually executed, first, an interlayer dielectric film is formed on the alignment marks in a lot and planarized. After that, the thickness of the interlayer dielectric film after planarization is measured. The value of the Wafer Scaling is estimated from an average value of the thicknesses of the interlayer dielectric films in the lot and the above-mentioned mutual relation. Then, photoresists are coated on the interlayer dielectric films in the lot, and the photoresists are exposed while the correction is executed so as to compensate the value of the Wafer Scaling.Type: ApplicationFiled: October 10, 2003Publication date: November 11, 2004Inventor: Tohru Higashi
-
Publication number: 20040224459Abstract: A Si substrate (1) is cleansed by acid treatment, for example, and heated to remove attachments on its surface. Then, nitrogen is turned into a plasma and supplied to the surface of the Si substrate (1), and due to the surfactant effect of radical nitrogen, an AlN crystal layer (80) is formed on the surface of the Si substrate (1), not matching the lattice of the Si crystal. The lattice distance of the AlN crystal layer (80) substantially matches the usual lattice constant of AlN crystals, so there is no strain in the Al crystal layer (80) caused by a difference in lattice constant with the Si substrate (1), as would be the case when the lattice matches with the Si substrate (1).Type: ApplicationFiled: June 18, 2004Publication date: November 11, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventor: Takashi Nishikawa
-
Publication number: 20040219734Abstract: The present invention includes a method of fabricating a non-volatile memory device having two transistors for two-bit operations to improve electron trapping efficiency and integration degree of the non-volatile memory device, and a method of driving the non-volatile memory device. The EEPROM device according to the present invention comprises a silicon substrate including a first and a second channel area, a first and a second conductive gate on the first and the second channel area, respectively, facing each other, a first and a second insulation layer in the bottom of the first and the second gate, and a first and a second junction area of a second conductive type between the first and the second channel area overlapping with the first and the second conductive gate.Type: ApplicationFiled: June 8, 2004Publication date: November 4, 2004Applicant: Samsung Electronics Co., Ltd.Inventor: Seong-Gyun Kim
-
Publication number: 20040219733Abstract: A method to provide a triple well in an epitaxially based CMOS or B:CMOS process comprises the step of implanting the triple well prior to the epitaxial deposition.Type: ApplicationFiled: March 26, 2004Publication date: November 4, 2004Inventors: Patrik Algotsson, Karin Andersson, Hans Norstrom
-
Patent number: 6812111Abstract: In methods for fabricating MOS transistors with notched gate electrodes, a notched gate electrode may be readily fabricated using a damascene process for filling a stair-shaped opening formed in a multi-layered insulation layer. In this manner, the width and a height of the notch region of the gate electrode may be readily adjusted and controlled.Type: GrantFiled: November 12, 2002Date of Patent: November 2, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Kong-Soo Cheong, Hee-Sung Kang
-
Publication number: 20040214389Abstract: A new Static Random Access Memory (SRAM) cell using a restoring device and a strong inverter is disclosed. An SRAM cell comprises a strong inverter and a strong access transistor constructed on a high-mobility semiconductor substrate layer. An N to 1 programmable multiplexer positioned above the inverter provides the input to said strong inverter from N available discrete voltage levels. A high mobility conducting path is used to read data quickly, while very small programmable elements vertically integrated in one or more planes increase the storage density at no extra area penalty. N data values are stored in one latch location, reducing memory area and cost significantly without sacrificing on time to access the stored data.Type: ApplicationFiled: May 24, 2004Publication date: October 28, 2004Inventor: Raminda Udaya Madurawe
-
Publication number: 20040209418Abstract: The invention relates to a method for producing high-speed vertical npn bipolar transistors and complementary MOS transistors on a chip. In order to produce these high-speed vertical npn bipolar transistors and complementary MOS transistors on a chip, all technological method steps for producing the vertical structure of the collector, base and emitter in the active region of the npn bipolar transistors as well as for laterally structuring the collector regions, base regions and emitter regions are performed before the troughs and the gate insulating layer for the MOS transistors are produced.Type: ApplicationFiled: November 20, 2003Publication date: October 21, 2004Inventors: Dieter Knoll, Bernd Heinemann
-
Patent number: 6806128Abstract: With a gate electrode and side wall spacers being used as masks, ions of an n-type impurity are implanted from the normal line direction of a substrate, whereby source/drain diffused regions are formed. Then, ions of an n-type impurity are introduced by oblique implantation having a predetermined angle relative to the normal line direction of the substrate to form an n-type semiconductor region having an impurity concentration higher than source/drain extended regions. By this method, the junction depth of the semiconductor region becomes smaller than that of the source/drain diffused regions and greater than that of the source/drain extended regions.Type: GrantFiled: July 5, 2001Date of Patent: October 19, 2004Assignee: Renesas Technology Corp.Inventors: Fumio Ootsuka, Katsuhiko Ichinose, Shoji Wakahara
-
Publication number: 20040203200Abstract: The a trench semiconductor device such as a power MOSFET the high electric field at the corner of the trench is diminished by increasing the thickness of the gate oxide layer at the bottom of the trench. Several processes for manufacturing such devices are described. In one group of processes a directional deposition of silicon oxide is performed after the trench has been etched, yielding a thick oxide layer at the bottom of the trench. Any oxide which deposits on the walls of the trench is removed before a thin gate oxide layer is grown on the walls. The trench is then filled with polysilicon in or more stages. In a variation of the process a small amount of photoresist is deposited on the oxide at the bottom of the trench before the walls of the trench are etched. Alternatively, polysilicon can be deposited in the trench and etched back until only a portion remains at the bottom of the trench. The polysilicon is then oxidized and the trench is refilled with polysilicon.Type: ApplicationFiled: March 4, 2004Publication date: October 14, 2004Applicant: Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Wayne B. Grabowski