Total Dielectric Isolation Patents (Class 438/404)
-
Patent number: 8143106Abstract: The thermosetting die-bonding film of the present invention is used in manufacturing a semiconductor device, has at least an epoxy resin, a phenol resin, and an acrylic copolymer, and the ratio X/Y is 0.7 to 5 when X represents a total weight of the epoxy resin and the phenol resin and Y represents a weight of the acrylic copolymer.Type: GrantFiled: August 28, 2009Date of Patent: March 27, 2012Assignee: Nitto Denko CorporationInventors: Yuki Sugo, Sadahito Misumi, Takeshi Matsumura
-
Publication number: 20120049318Abstract: To provide, in a semiconductor device formed on an SOI substrate and having a semiconductor layer of the SOI substrate surrounded, at the periphery of the element region thereof, with element isolation, a technology capable of preventing reliability deterioration attributed to the element isolation. Appearance of a hollow, which is formed upon filling of a deep trench with an insulating film, from the upper surface of the insulating film can be prevented by setting the trench width of the upper portion of the deep trench configuring trench isolation at less than 1.2 ?m. Reduction in the breakdown voltage between adjacent element regions which may presumably occur due to a decrease in the trench width of the upper portion of the deep trench can be prevented by forming, on the upper portion of the deep trench, an LOCOS insulating film coupled to the insulating film filled in the deep trench.Type: ApplicationFiled: August 11, 2011Publication date: March 1, 2012Inventors: Tatsuya Kawamata, Atsushi Tachigami, Kazuya Horie, Tatsuya Shiromoto, Tetsuya Nitta, Hironori Shimizu
-
Patent number: 8119489Abstract: A method of fabricating an isolation structure and the structure thereof is provided. The method is compatible with the embedded memory process and provides the isolation structure with a poly cap thereon to protect the top corners of the isolation structure, without using an extra photomask.Type: GrantFiled: March 28, 2008Date of Patent: February 21, 2012Assignee: United Microelectronics Corp.Inventor: Ping-Chia Shih
-
Publication number: 20120025290Abstract: A conductive film having a first width in a first direction, an ONO film, and a control gate are formed above a tunnel gate insulating film. With the control gate as a mask, the conductive film is etched to form a floating gate. Then, an inter-layer insulating film is formed. A contact hole whose width in the first direction is larger than the first width is formed in the inter-layer insulating film. Then, sidewall spacer is formed on an inside wall of the contact hole.Type: ApplicationFiled: March 28, 2011Publication date: February 2, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Kazuhiko Takada
-
Publication number: 20120018617Abstract: Disclosed herein is a semiconductor device including an element isolation region configured to be formed on a semiconductor substrate, wherein the element isolation region is formed of a multistep trench in which trenches having different diameters are stacked and diameter of an opening part of the lower trench is smaller than diameter of a bottom of the upper trench.Type: ApplicationFiled: June 17, 2011Publication date: January 26, 2012Applicant: Sony CorporationInventor: Yuki Miyanami
-
Patent number: 8097522Abstract: A variety of isolation structures for semiconductor substrates include a trench formed in the substrate that is filled with a dielectric material or filled with a conductive material and lined with a dielectric layer along the walls of the trench. The trench may be used in combination with doped sidewall isolation regions. Both the trench and the sidewall isolation regions may be annular and enclose an isolated pocket of the substrate. The isolation structures are formed by modular implant and etch processes that do not include significant thermal processing or diffusion of dopants so that the resulting structures are compact and may be tightly packed in the surface of the substrate.Type: GrantFiled: August 8, 2007Date of Patent: January 17, 2012Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Donald Ray Disney, Wai Tien Chan, Jun-Wei Chen, HyungSik Ryu
-
Publication number: 20120009759Abstract: A semiconductor device, including a substrate having first and second active regions, the first and second active regions being disposed on opposite sides of an isolation structure, and a bit line electrically coupled to a contact plug that is on the isolation structure between the first active region and the second active region, and electrically coupled to an active bridge pattern directly contacting at least one of the first and second active regions, wherein the contact plug is electrically coupled to the first active region and the second active region, and a bottom surface of the active bridge pattern is below a top surface of the first and second active regions.Type: ApplicationFiled: September 20, 2011Publication date: January 12, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-hoon JANG, Young-bae Yoon, Hee-soo Kang, Young-seop Rah, Jeong-dong Choe
-
Patent number: 8093494Abstract: A process for forming functionalized nanorods. The process includes providing a substrate, modifying the substrate by depositing a self-assembled monolayer of a bi-functional molecule on the substrate, wherein the monolayer is chosen such that one side of the bi-functional molecule binds to the substrate surface and the other side shows an independent affinity for binding to a nanocrystal surface, so as to form a modified substrate. The process further includes contacting the modified substrate with a solution containing nanocrystal colloids, forming a bound monolayer of nanocrystals on the substrate surface, depositing a polymer layer over the monolayer of nanocrystals to partially cover the monolayer of nanocrystals, so as to leave a layer of exposed nanocrystals, functionalizing the exposed nanocrystals, to form functionalized nanocrystals, and then releasing the functionalized nanocrystals from the substrate.Type: GrantFiled: November 10, 2005Date of Patent: January 10, 2012Assignee: The Regents of the University of CaliforniaInventors: Ilan Gur, Delia Milliron, A. Paul Alivisatos, Haitao Liu
-
Publication number: 20110316055Abstract: A support substrate comprises first and second counter-electrodes arranged in the same plane at the level of a surface of the support substrate. An electrically insulating area separates the first and second counter-electrodes. A semi-conducting area with first and second portions is separated from the support substrate by an electrically insulating material. The electrically insulating material is different from the material forming the support substrate. The first portion of the semi-conducting area is facing the first counter-electrode. The second portion of the semi-conducting area is facing the second counter-electrode.Type: ApplicationFiled: June 20, 2011Publication date: December 29, 2011Applicants: STMICROELECTRONICS (CROLLES 2) SAS, COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Philippe CORONEL, Claire FENOUILLET-BÉRANGER, Stéphane DENORME, Olivier THOMAS
-
Publication number: 20110312154Abstract: A semiconductor device which has a semiconductor substrate, an isolation insulating film formed in the semiconductor substrate, a conductive pattern formed over the semiconductor substrate and the isolation insulating film, so that a side face of the conductive pattern is formed over the isolation insulating film, and an insulating film is formed over the isolation insulating film, the conductive pattern and the side face of the conductive pattern, and the side face of the conductive pattern comprises a notch.Type: ApplicationFiled: August 29, 2011Publication date: December 22, 2011Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Makoto Takahashi, Minoru Endou
-
Publication number: 20110309429Abstract: According to one embodiment, in a floating-gate type nonvolatile semiconductor memory device in which a tunnel dielectric film and a control gate electrode are connected between memory cells adjacent via a shallow trench isolation, each of a floating gate electrode and the control gate electrode includes an electric-field concentrated portion having a curvature on the tunnel dielectric film side. The electric-field concentrated portion of the floating gate electrode is formed over a forming position of a channel semiconductor. The electric-field concentrated portion of the control gate electrode is formed over a forming position of the shallow trench isolation.Type: ApplicationFiled: January 28, 2011Publication date: December 22, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Masahiro KIYOTOSHI
-
Patent number: 8080485Abstract: A method of forming a semiconductor structure comprises providing a substrate and forming an insulator layer on the substrate. A first film is formed on the insulator layer. Thus, the first film can correspond to a device region of the semiconductor structure. A second film, comprising a second material that is different from the first material, is also formed on the insulator layer adjacent to the first film. The second material can comprise an isolation material (e.g., an oxide and/or nitride material) and can, for example comprise the same dielectric material as the insulator layer (e.g., silicon dioxide). The second film can correspond to an isolation region (e.g., a shallow trench isolation region) of the semiconductor structure. The second film is specifically formed with a first section having a first thickness and a second section having a second thickness that is different from the first thickness.Type: GrantFiled: March 8, 2010Date of Patent: December 20, 2011Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Publication number: 20110306177Abstract: A method is described for reducing dielectric overetch. The method includes: (1) forming a substantially planar surface that coexposes conductive or semiconductor features and a dielectric etch stop layer, the conductive or semiconductor features including pillars that each include a vertically oriented diode; (2) depositing second dielectric fill directly on the planar surface; and (3) etching a void in the second dielectric fill, wherein the etch is selective between the second dielectric fill and the dielectric etch stop layer, wherein the etch stops on the dielectric etch stop layer. Numerous other aspects are provided.Type: ApplicationFiled: August 23, 2011Publication date: December 15, 2011Inventors: Samuel V. Dunton, Christopher J. Petti, Usha Raghuram
-
Patent number: 8071462Abstract: A variety of isolation structures for semiconductor substrates include a trench formed in the substrate that is filled with a dielectric material or filled with a conductive material and lined with a dielectric layer along the walls of the trench. The trench may be used in combination with doped sidewall isolation regions. Both the trench and the sidewall isolation regions may be annular and enclose an isolated pocket of the substrate. The isolation structures are formed by modular implant and etch processes that do not include significant thermal processing or diffusion of dopants so that the resulting structures are compact and may be tightly packed in the surface of the substrate.Type: GrantFiled: August 8, 2007Date of Patent: December 6, 2011Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Donald Ray Disney, Wai Tien Chan
-
Patent number: 8071453Abstract: A method of ONO integration of a non-volatile memory device (e.g. EEPROM, floating gate FLASH and SONOS) into a baseline MOS device (e.g. MOSFET) is described. In an embodiment the bottom two ONO layers are formed prior to forming the channel implants into the MOS device, and the top ONO layer is formed simultaneously with the gate oxide of the MOS device.Type: GrantFiled: October 29, 2009Date of Patent: December 6, 2011Assignee: Cypress Semiconductor CorporationInventors: Krishnaswamy Ramkumar, Bo Jin, Fredrick B. Jenne
-
Patent number: 8071454Abstract: A method for manufacturing a dielectric isolation type semiconductor device comprises: forming a plurality of trenches in a first region on a major surface of a semiconductor substrate; forming a first dielectric layer on the major surface of the semiconductor substrate and a first thick dielectric layer in the first region by oxidizing a surface of the semiconductor substrate; bonding a semiconductor layer of a first conductive type to the semiconductor substrate via the first dielectric layer; forming a first semiconductor region by implanting an impurity into a part of the semiconductor layer above the first thick dielectric layer; forming a second semiconductor region by implanting an impurity of a second conductive type into a part of the semiconductor layer so as to surround the first semiconductor region separating from the first semiconductor region.Type: GrantFiled: December 3, 2010Date of Patent: December 6, 2011Assignee: Mitsubishi Electric CorporationInventor: Hajime Akiyama
-
Patent number: 8067293Abstract: A semiconductor device and a method of manufacturing the same. The method includes preparing a semiconductor substrate having high-voltage and low-voltage device regions, forming a field insulating layer in the high-voltage device region, forming a first gate oxide layer on the semiconductor substrate, exposing the semiconductor substrate in the low-voltage device region by etching part of the first gate oxide layer and also etching part of the field insulating layer to form a stepped field insulating layer, forming a second gate oxide layer on the first gate oxide layer in the high-voltage device region and on the exposed semiconductor substrate in the low-voltage device region, and forming a gate over the stepped field insulating layer and part of the second gate oxide layer in the high-voltage device region adjoining the field insulating layer.Type: GrantFiled: October 1, 2009Date of Patent: November 29, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Cho Eung Park
-
Publication number: 20110275186Abstract: Techniques are disclosed herein for applying different process steps to single-level cell (SLC) blocks in a memory array than to multi-level cell (MLC) blocks such that the SLC blocks will have high endurance and the MLC blocks will have high reliability. In some aspects, different doping is used in the MLC blocks than the SLC blocks. In some aspects, different isolation is used in the MLC blocks than the SLC blocks. Techniques are disclosed that apply different read parameters depending on how many times a block has been programmed/erased. Therefore, blocks that have been cycled many times are read using different parameters than blocks that have been cycled fewer times.Type: ApplicationFiled: July 20, 2011Publication date: November 10, 2011Inventors: Fumitoshi Ito, Shinji Sato
-
Publication number: 20110266651Abstract: The invention relates to a method for manufacturing components on a mixed substrate. It comprises the following steps: —providing a substrate of the semiconductor-on-insulator (SeOI) type comprising a buried oxide layer between a supporting substrate and a thin layer, —forming in this substrate a plurality of trenches opening out at the free surface of the thin layer and extending over a depth such that it passes through the thin layer and the buried oxide layer, these primary trenches delimiting at least one island of the SeOI substrate, —forming a mask inside the primary trenches and as a layer covering the areas of the free surface of the thin layer located outside the islands, —proceeding with heat treatment for dissolving the buried oxide layer present at the island, so as to reduce the thickness thereof.Type: ApplicationFiled: February 11, 2010Publication date: November 3, 2011Applicant: S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIESInventors: Gregory Riou, Didier Landru
-
Patent number: 8048759Abstract: The present invention aims at offering the semiconductor device which has the structure which are a high speed and a low power, and can be integrated highly. The present invention is a semiconductor device formed in the SOI substrate by which the BOX layer and the SOI layer were laminated on the silicon substrate. And the present invention is provided with the FIN type transistor with which the gate electrode coiled around the body region formed in the SOI layer, and the planar type transistor which was separated using partial isolation and full isolation together to element isolation, and was formed in the SOI layer.Type: GrantFiled: March 9, 2010Date of Patent: November 1, 2011Assignee: Renesas Electronics CorporationInventor: Toshiaki Iwamatsu
-
Patent number: 8039357Abstract: Some embodiments include methods of forming voids within semiconductor constructions. In some embodiments the voids may be utilized as microstructures for distributing coolant, for guiding electromagnetic radiation, or for separation and/or characterization of materials. Some embodiments include constructions having micro-structures therein which correspond to voids, conduits, insulative structures, semiconductor structures or conductive structures.Type: GrantFiled: March 17, 2010Date of Patent: October 18, 2011Assignee: Micron Technology, Inc.Inventor: David H. Wells
-
Publication number: 20110241095Abstract: In one embodiment, a semiconductor memory device, including a memory cell having a floating gate electrode above a semiconductor substrate via a first gate insulator and a control gate electrode above the floating gate electrode via a first inter-gate insulator, a contact electrode having a bottom electrode contacted to an upper surface of the semiconductor substrate, top electrodes via a second inter-gate insulators on both edge portions of the bottom electrode and a plug electrode between the top electrodes, the plug electrode contacted to an upper surface of the bottom electrode.Type: ApplicationFiled: March 18, 2011Publication date: October 6, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Kikuko SUGIMAE, Takayuki TOBA
-
Publication number: 20110244648Abstract: In one embodiment of a method of manufacturing a nonvolatile memory device, a tunnel insulating layer and a charge trap layer are first formed over a semiconductor substrate that defines active regions and isolation regions. The tunnel insulating layer, the charge trap layer, and the semiconductor substrate formed in the isolation regions are etched to form trenches for isolation in the respective isolation regions. The trenches for isolation are filled with an insulating layer to form isolation layers in the respective trenches. A lower passivation layer is formed over an entire surface including top surfaces of the isolation layers. A first oxide layer is formed over an entire surface including the lower passivation layer. Meta-stable bond structures within the lower passivation layer are changed to stable bonds. A nitride layer, a second oxide layer, and an upper passivation layer are sequentially formed over an entire surface including the first oxide layer.Type: ApplicationFiled: June 15, 2011Publication date: October 6, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Kwang Hyun Yun
-
Patent number: 8030169Abstract: An object is to provide an SOI substrate provided with a semiconductor layer which can be used practically even when a glass substrate is used as a base substrate. Another object is to provide a semiconductor device having high reliability using such an SOI substrate. An altered layer is formed on at least one surface of a glass substrate used as a base substrate of an SOI substrate to form the SOI substrate. The altered layer is formed on at least the one surface of the glass substrate by cleaning the glass substrate with solution including hydrochloric acid, sulfuric acid or nitric acid. The altered layer has a higher proportion of silicon oxide in its composition and a lower density than the glass substrate.Type: GrantFiled: July 6, 2009Date of Patent: October 4, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tetsuya Kakehata, Hideto Ohnuma, Yoshiaki Yamamoto, Kenichiro Makino
-
Patent number: 8012847Abstract: First and second isolation trenches are formed into semiconductive material of a semiconductor substrate. The first isolation trench has a narrowest outermost cross sectional dimension which is less than that of the second isolation trench. An insulative layer is deposited to within the first and second isolation trenches effective to fill remaining volume of the first isolation trench within the semiconductive material but not that of the second isolation trench within the semiconductive material. The insulative layer comprises silicon dioxide deposited from flowing TEOS to the first and second isolation trenches. A spin-on-dielectric is deposited over the silicon dioxide deposited from flowing the TEOS within the second isolation trench within the semiconductive material, but not within the first isolation trench within the semiconductive material. The spin-on-dielectric is deposited effective to fill remaining volume of the second isolation trench within the semiconductive material.Type: GrantFiled: April 1, 2005Date of Patent: September 6, 2011Assignee: Micron Technology, Inc.Inventors: Robert D. Patraw, M. Ceredig Roberts, Keith R. Cook
-
Publication number: 20110201171Abstract: Processes for forming isolation structures for semiconductor devices include forming a submerged floor isolation region and a filed trench which together enclose an isolated pocket of the substrate. One process aligns the trench to the floor isolation region. In another process a second, narrower trench is formed in the isolated pocket and filled with a dielectric material while the dielectric material is deposited so as to line the walls and floor of the first trench. The substrate does not contain an epitaxial layer, thereby overcoming the many problems associated with fabricating the same.Type: ApplicationFiled: April 27, 2011Publication date: August 18, 2011Applicant: ADVANCED ANALOGIC TECHNOLOGIES, INC.Inventors: Donald R. Disney, Richard K. Williams
-
Patent number: 7994018Abstract: A method for fabricating a semiconductor device is disclosed. The method includes forming a first oxide film, a nitride film, and a second oxide film on a semiconductor substrate in succession, etching the second oxide film and the nitride film to form a second oxide film pattern and a nitride film pattern, exposing a portion of the first oxide film, performing at least one nitrogen implantation into the semiconductor substrate to form a nitrogen injection region under the exposed portion of the first oxide film, forming a third oxide film over the second oxide film pattern, the nitride film pattern, and the semiconductor substrate, forming a trench that is deeper than the nitrogen ion injection region by etching the semiconductor substrate using the second oxide film pattern as a mask, and filling the trench with an oxide film to form a device isolating film.Type: GrantFiled: October 20, 2009Date of Patent: August 9, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Doo Sung Lee
-
Method of forming alternating regions of Si and SiGe or SiGeC on a buried oxide layer on a substrate
Patent number: 7989306Abstract: Semiconductor structures and methods of forming semiconductor structures, and more particularly to structures and methods of forming SiGe and/or SiGeC buried layers for SOI/SiGe devices. An integrated structure includes discontinuous, buried layers having alternating Si and SiGe or SiGeC regions. The structure further includes isolation structures at an interface between the Si and SiGe or SiGeC regions to reduce defects between the alternating regions. Devices are associated with the Si and SiGe or SiGeC regions.Type: GrantFiled: June 29, 2007Date of Patent: August 2, 2011Assignee: International Business Machines CorporationInventors: Xuefeng Liu, Robert M. Rassel, Steven H. Voldman -
Patent number: 7951683Abstract: In-situ semiconductor process that can fill high aspect ratio (typically at least 6:1, for example 7:1 or higher), narrow width (typically sub 0.13 micron, for example 0.1 micron or less) gaps with significantly reduced incidence of voids or weak spots is provided. This deposition part of the process may involve the use of any suitable high density plasma chemical vapor deposition (HDP CVD) chemistry. Prior to etch back, the feature gap is plugged with an etch selectivity layer. The etch back part of the process involves multiple steps including a sputter etch to reduce the top hat formations followed by a reactive plasma etch to open the gap. This method improves gapfill, reduces the use of high cost fluorine-based etching and produces interim gaps with better sidewall profiles and aspect ratios.Type: GrantFiled: April 6, 2007Date of Patent: May 31, 2011Assignee: Novellus Systems, IncInventor: Sunil Shanker
-
Publication number: 20110095365Abstract: A method includes forming a transistor device on a first side of a semiconductor-on-insulator structure. The semiconductor-on-insulator structure includes a substrate, a dielectric layer, and a buried layer between the substrate and the dielectric layer. The method also includes forming a conductive plug through the semiconductor-on-insulator structure. The conductive plug is in electrical connection with the transistor device. The method further includes forming a field plate on a second side of the semiconductor-on-insulator structure, where the field plate is in electrical connection with the conductive plug. The transistor device could have a breakdown voltage of at least 600V, and the field plate could extend along at least 40% of a length of the transistor device.Type: ApplicationFiled: October 23, 2009Publication date: April 28, 2011Applicant: National Semiconductor CorporationInventors: William French, Peter Smeys, Peter J. Hopper, Peter Johnson
-
Patent number: 7932158Abstract: The present invention relates to a semiconductor-on-insulator (SOI) substrate having one or more device regions. Each device region comprises at least a base semiconductor substrate layer and a semiconductor device layer with a buried insulator layer located therebetween, while the semiconductor device layer is supported by one or more vertical insulating pillars. The vertical insulating pillars each preferably has a ledge extending between the base semiconductor substrate layer and the semiconductor device layer. The SOI substrates of the present invention can be readily formed from a precursor substrate structure with a “floating” semiconductor device layer that is spaced apart from the base semiconductor substrate layer by an air gap and is supported by one or more vertical insulating pillars. The air gap is preferably formed by selective removal of a sacrificial layer located between the base semiconductor substrate layer and the semiconductor device layer.Type: GrantFiled: October 20, 2008Date of Patent: April 26, 2011Assignee: International Business Machines CorporationInventors: William K. Henson, Dureseti Chidambarrao, Kern Rim, Hsingjen Wann, Hung Y. Ng
-
Patent number: 7927961Abstract: A disclosed selective etching method comprises mixing a polymer with carbon nanotubes, applying the mixture to an etching target layer to form a carbon nanotube-polymer composite layer, forming a hard mask by patterning the carbon nanotube-polymer composite layer, such that a part of the etching target layer is selectively exposed, and selectively etching the etching target layer exposed through the hard mask. The polymer preferably includes a photoresist. Also disclosed is a method for forming an isolation structure of a memory device using the selective etching method.Type: GrantFiled: February 12, 2010Date of Patent: April 19, 2011Assignee: Hynix Semiconductor Inc.Inventor: Dae Jin Park
-
Publication number: 20110084356Abstract: The present invention discloses a method of forming a local buried layer (32) in a silicon substrate (10), comprising forming a plurality of trenches (12, 22) in the substrate, including a first trench (22) having a width preventing sealing of the first trench in a silicon migration anneal step and at least one further trench (12) connected to the first trench; exposing the substrate (10) to said anneal step, thereby converting the at least one further trench (12) by means of silicon migration into at least one tunnel (16) accessible via the first trench (22); and forming the local buried layer (32) by filling the at least one tunnel (16) with a material (26, 28, 46) via the first trench (22). Preferably, the method is used to form a semiconductor device having a local buried layer (32) comprising a doped epitaxial silicon plug (26), said plug and the first trench (22) being filled with a material (28) having a higher conductivity than the doped epitaxial silicon (26).Type: ApplicationFiled: May 20, 2009Publication date: April 14, 2011Applicant: NXP B.V.Inventors: Eero Saarnilehto, Jan Sonsky
-
Patent number: 7923808Abstract: A structure includes a substrate comprising a region having a circuit or device which is sensitive to electrical noise. Additionally, the structure includes a first isolation structure extending through an entire thickness of the substrate and surrounding the region and a second isolation structure extending through the entire thickness of the substrate and surrounding the region.Type: GrantFiled: November 20, 2007Date of Patent: April 12, 2011Assignee: International Business Machines CorporationInventors: Hanyi Ding, Kai D. Feng, Zhong-Xiang He, Xuefeng Liu
-
Publication number: 20110081764Abstract: Methods are provided for fabricating a semiconductor device. A method comprises forming a layer of a first semiconductor material overlying the bulk substrate and forming a layer of a second semiconductor material overlying the layer of the first semiconductor material. The method further comprises creating a fin pattern mask on the layer of the second semiconductor material and anisotropically etching the layer of the second semiconductor material and the layer of the first semiconductor material using the fin pattern mask as an etch mask. The anisotropic etching results in a fin formed from the second semiconductor material and an exposed region of first semiconductor material underlying the fin. The method further comprises forming an isolation layer in the exposed region of first semiconductor material underlying the fin.Type: ApplicationFiled: October 7, 2009Publication date: April 7, 2011Applicant: GLOBALFOUNDRIES Inc.Inventors: Witold MASZARA, Hemant ADHIKARI
-
Patent number: 7910453Abstract: The present disclosure provides a method of manufacturing a microelectronic device. The method includes forming recessed shallow trench isolation (STI) features in a semiconductor substrate, defining a semiconductor region between adjacent two of the recessed STI features; forming a tunnel dielectric feature within the semiconductor region; forming a nitride layer on the recessed STI features and the tunnel dielectric feature; etching the nitride layer to form nitride openings within the recessed STI features; partially removing the recessed STI features through the nitride openings, resulting in gaps between the nitride layer and the recessed STI features; and forming a first dielectric material on surfaces of the nitride layer, sealing the nitride openings.Type: GrantFiled: July 14, 2008Date of Patent: March 22, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jeff J. Xu, Chia-Ta Hsieh, Chun-Pei Wu, Chun-Hung Lee
-
Patent number: 7906406Abstract: A process for manufacturing a semiconductor wafer including SOI-insulation wells includes forming, in a die region of a semiconductor body, buried cavities and semiconductor structural elements, which traverse the buried cavities and are distributed in the die region. The process moreover includes the step of oxidizing selectively first adjacent semiconductor structural elements, arranged inside a closed region, and preventing oxidation of second semiconductor structural elements outside the closed region, so as to form a die buried dielectric layer selectively inside the closed region.Type: GrantFiled: July 17, 2007Date of Patent: March 15, 2011Assignee: STMicroelectronics, S.r.l.Inventors: Gabriele Barlocchi, Pietro Corona, Flavio Francesco Villa
-
Patent number: 7892938Abstract: III-nitride materials are used to form isolation structures in high voltage ICs to isolate low voltage and high voltage functions on a monolithic power IC. Critical performance parameters are improved using III-nitride materials, due to the improved breakdown performance and thermal performance available in III-nitride semiconductor materials. An isolation structure may include a dielectric layer that is epitaxially grown using a III-nitride material to provide a simplified manufacturing process. The process permits the use of planar manufacturing technology to avoid additional manufacturing costs. High voltage power ICs have improved performance in a smaller package in comparison to corresponding silicon structures.Type: GrantFiled: August 22, 2006Date of Patent: February 22, 2011Assignee: International Rectifier CorporationInventors: Robert Beach, Paul Bridger
-
Patent number: 7880261Abstract: An integrated circuit (IC) fabrication technique is provided for isolating very high voltage (1000s of volts) circuitry and low voltage circuitry formed on the same semiconductor die. Silicon-on-Insulator (SOI) technology is combined with a pair of adjacent backside high voltage isolation trenches that are fabricated to be wide enough to stand off voltages in excess of 1000V. The lateral trench is fabricated at two levels: the active silicon level and at the wafer backside in the SOI bulk.Type: GrantFiled: July 1, 2008Date of Patent: February 1, 2011Assignee: National Semiconductor CorporationInventors: Peter J. Hopper, William French, Ann Gabrys
-
Patent number: 7871895Abstract: A method of forming shallow trench isolation (STI) regions for semiconductor devices, the method including defining STI trench openings within a semiconductor substrate; filling the STI trench openings with an initial trench fill material; defining a pattern of nano-scale openings over the substrate, at locations corresponding to the STI trench openings; transferring the pattern of nano-scale openings into the trench fill material so as to define a plurality of vertically oriented nano-scale openings in the trench fill material; and plugging upper portions of the nano-scale openings with additional trench fill material, thereby defining porous STI regions in the substrate.Type: GrantFiled: February 19, 2008Date of Patent: January 18, 2011Assignee: International Business Machines CorporationInventors: Ramachandra Divakaruni, Wai-Kin Li, Haining S. Yang
-
Patent number: 7855116Abstract: In a nonvolatile semiconductor memory device which has a nonvolatile memory cell portion, a low-voltage operating circuit portion of a peripheral circuit region and a high-voltage operating circuit portion of the peripheral circuit region formed on a substrate and in which elements of the above portions are isolated from one another by filling insulating films, the upper surface of the filling insulating films in the high-voltage operating circuit portion lies above the surface of the substrate and the upper surface of at least part of the filling insulating films in the low-voltage operating circuit portion is pulled back to a portion lower than the surface of the substrate.Type: GrantFiled: September 11, 2008Date of Patent: December 21, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Masahiro Kiyotoshi
-
Patent number: 7838328Abstract: A method for manufacturing a semiconductor device having flexibility by separating an element that is manufactured by a comparatively low-temperature (temperature of less than 500° C.) process from a substrate is provided. The element is separated from a glass substrate by the following steps: forming a silicone layer over a glass substrate; performing plasma treatment to the surface of the silicone layer to weaken the surface of the silicone layer; stacking an organic compound layer over the silicone layer; and forming an element that is manufactured through a process at a comparatively low-temperature, typically, a temperature that the organic compound can withstand, over the compound layer.Type: GrantFiled: August 25, 2008Date of Patent: November 23, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Toshiyuki Isa
-
Patent number: 7820519Abstract: A process of forming an electronic device can include providing a semiconductor-on-insulator substrate including a substrate, a first semiconductor layer, and a buried insulating layer lying between the first semiconductor layer and the substrate. The process can also include forming a field isolation region within the semiconductor layer, and forming an opening extending through the semiconductor layer and the buried insulating layer to expose the substrate. The process can further include forming a conductive structure within the opening, wherein the conductive structure abuts the substrate.Type: GrantFiled: November 3, 2006Date of Patent: October 26, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Todd C. Roggenbauer, Vishnu K. Khemka, Ronghua Zhu, Amitava Bose, Paul Hui, Xiaoqiu Huang, Van Wong
-
Publication number: 20100244934Abstract: At least one conductive via structure is formed from an interconnect-level metal line through a middle-of-line (MOL) dielectric layer, a shallow trench isolation structure in a top semiconductor layer, and a buried insulator layer to a bottom semiconductor layer. The shallow trench isolation structure laterally abuts at least two field effect transistors that function as a radio frequency (RF) switch. The at least one conductive via structure and the at interconnect-level metal line may provide a low resistance electrical path from the induced charge layer in a bottom semiconductor layer to electrical ground, discharging the electrical charge in the induced charge layer. The discharge of the charge in the induced charge layer thus reduces capacitive coupling between the semiconductor devices and the bottom semiconductor layer, and thus secondary coupling between components electrically disconnected by the RF switch is reduced.Type: ApplicationFiled: March 26, 2009Publication date: September 30, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alan B. Botula, Alvin J. Joseph, Edward J. Nowak, Yun Shi, James A. Slinkman
-
Publication number: 20100213548Abstract: Semiconductor devices with low junction capacitances and methods of fabrication thereof are described. In one embodiment, a method of forming a semiconductor device includes forming isolation regions in a substrate to form active areas. The sidewalls of the active areas are enclosed by the isolation regions. The isolation regions are recessed to expose first parts of the sidewalls of the active areas. The first parts of the sidewalls of the active areas are covered with spacers. The isolation regions are etched to expose second parts of the sidewalls of the active area, the second parts being disposed below the first parts. The active areas are etched through the exposed second parts of the sidewalls to form lateral openings. The lateral openings are filled with a spin on dielectric.Type: ApplicationFiled: November 13, 2009Publication date: August 26, 2010Inventors: Cheng-Hung Chang, Yu-Rung Hsu, Chen-Hua Yu
-
Patent number: 7781241Abstract: The method of the invention for producing a group III-V semiconductor device includes forming, on a base, a plurality of semiconductor devices isolated from one another, each semiconductor device having at least an n-layer proximal to the base, and a p-layer distal to the base, and having a p-electrode formed on the top surface of the p-layer, and a first low-melting-point metal diffusion preventing layer, the low-melting-point metal diffusion preventing layer being formed on the top surface of the p-electrode; forming, from a dielectric material, a side-surface protective film so as to cover a side surface of each semiconductor device; bonding the semiconductor device to a conductive support substrate via a low-melting-point metal layer; and removing the base through the laser lift-off process.Type: GrantFiled: November 29, 2007Date of Patent: August 24, 2010Assignee: Toyoda Gosei Co., Ltd.Inventors: Masanobu Ando, Shigemi Horiuchi, Yoshinori Kinoshita, Ryohei Inazawa, Toshiya Uemura
-
Patent number: 7776624Abstract: A semiconductor fabrication method. The method includes providing a semiconductor substrate, wherein the semiconductor substrate includes a semiconductor material. Next, a top portion of the semiconductor substrate is removed. Next, a first semiconductor layer is epitaxially grown on the semiconductor substrate, wherein a first atomic percent of a first semiconductor material in the first semiconductor layer is equal to a substrate atomic percent of the substrate semiconductor material in the semiconductor substrate.Type: GrantFiled: July 8, 2008Date of Patent: August 17, 2010Assignee: International Business Machines CorporationInventors: Ashima B. Chakravarti, Judson Robert Holt, Jeremy John Kempisty, Suk Hoon Ku, Woo-Hyeong Lee, Amlan Majumdar, Ryan Matthew Mitchell, Renee Tong Mo, Zhibin Ren, Dinkar Singh
-
Patent number: 7759216Abstract: A method for forming a trench isolation in a semiconductor device is provided. This is a novel method for rounding the top corners of trench isolations. The method ensures that rounded corner portions with a uniform shape are consistently formed regardless of the pattern densities of active areas. The method increases the reliability of semiconductor integrated circuit devices, without degrading electrical characteristics, and making it easier to achieve high integration and performance in semiconductor integrated circuit devices.Type: GrantFiled: November 30, 2007Date of Patent: July 20, 2010Assignee: Dongbu Hitek Co., Ltd.Inventors: Sang Wook Ryu, Man Ghil Han
-
Publication number: 20100176481Abstract: A memory device and a manufacturing method thereof are provided. The manufacturing method of memory device includes the following steps. Firstly, a substrate having a substrate surface is provided. Next, at least two memory units separated via a space are formed on the substrate. Then, an insulating layer covering the memory units and the substrate surface is formed. After that, a mask layer only covering the bottom of the insulating layer is formed on the insulating layer. Afterwards, the part of the insulating layer partially covered by the mask layer is etched. Then, the mask layer is removed. Next, the part of the insulating layer where the mask layer is removed is etched. Lastly, a protecting layer is formed on the memory units and in the space between the memory units.Type: ApplicationFiled: January 9, 2009Publication date: July 15, 2010Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ming-Tsung Wu, Han-Hui Hsu
-
Patent number: 7749829Abstract: A semiconductor process and apparatus provides a planarized hybrid substrate (16) by removing a nitride mask layer (96) and using an oxide polish stop layer (92) when an epitaxial semiconductor layer (99) is being polished for DSO and BOS integrations. To this end, an initial SOI wafer semiconductor stack (11) is formed which includes one or more oxide polish stop layers (91, 92) formed between the SOI semiconductor layer (90) and a nitride mask layer (93). The oxide polish stop layer (92) may be formed by depositing a densified LPCVD layer of TEOS to a thickness of approximately 100-250 Angstroms.Type: GrantFiled: May 1, 2007Date of Patent: July 6, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Gauri V. Karve, Debby Eades, Gregory S. Spencer, Ted R. White