Semiconductor module
Description
Claims
The ornamental design for a semiconductor module, as shown and described.
Referenced Cited
U.S. Patent Documents
| D259559 | June 16, 1981 | Mochizuki |
| D259560 | June 16, 1981 | Mochizuki |
| D259782 | July 7, 1981 | Mochizuki |
| D259783 | July 7, 1981 | Mochizuki |
| D260091 | August 4, 1981 | Mochizuki |
| D260986 | September 29, 1981 | Mochizuki |
| D345731 | April 5, 1994 | Owens |
| D396696 | August 4, 1998 | Takagi |
| D396846 | August 11, 1998 | Nakayama |
| D396847 | August 11, 1998 | Nakayama |
| 5994772 | November 30, 1999 | Shin |
| 6093957 | July 25, 2000 | Kwon |
| D444132 | June 26, 2001 | Iwanishi |
| 6330165 | December 11, 2001 | Kohjiro |
| D458234 | June 4, 2002 | Fukumoto |
| D459316 | June 25, 2002 | Fukumoto |
| D459317 | June 25, 2002 | Fukumoto |
| D460744 | July 23, 2002 | Fukumoto |
| D460951 | July 30, 2002 | Fukumoto |
| D461171 | August 6, 2002 | Fukumoto |
| D465773 | November 19, 2002 | Fukumoto |
| D466873 | December 10, 2002 | Kasem |
| D472528 | April 1, 2003 | Kasem |
| 6555899 | April 29, 2003 | Chung |
| D475028 | May 27, 2003 | Hori |
| D475355 | June 3, 2003 | Hori |
| D475982 | June 17, 2003 | Hori |
| D476962 | July 8, 2003 | Yoshihira |
| 6713868 | March 30, 2004 | Ueno |
| D510728 | October 18, 2005 | Celaya |
| 6992386 | January 31, 2006 | Hata |
| D633879 | March 8, 2011 | Heng |
| D832227 | October 30, 2018 | Chikamatsu |
| D832228 | October 30, 2018 | Chikamatsu |
| D834544 | November 27, 2018 | Kurz |
| D834545 | November 27, 2018 | Kurz |
| D851611 | June 18, 2019 | Kurz |
| D853341 | July 9, 2019 | Kurz |
| D859334 | September 10, 2019 | Yokoyama |
| D864135 | October 22, 2019 | Yokoyama |
| 10510626 | December 17, 2019 | Braun |
| 10600744 | March 24, 2020 | Chikamatsu |
| D900759 | November 3, 2020 | Majima |
| D904325 | December 8, 2020 | Omichi |
| 20060186520 | August 24, 2006 | Toba |
Patent History
Patent number: D945384
Type: Grant
Filed: Mar 25, 2020
Date of Patent: Mar 8, 2022
Assignee: LAPIS SEMICONDUCTOR CO., LTD. (Yokohama)
Inventor: Shigeki Yamauchi (Yokohama)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/729,269
Type: Grant
Filed: Mar 25, 2020
Date of Patent: Mar 8, 2022
Assignee: LAPIS SEMICONDUCTOR CO., LTD. (Yokohama)
Inventor: Shigeki Yamauchi (Yokohama)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/729,269
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)