Lower shield for a substrate processing chamber
Latest APPLIED MATERIALS, INC. Patents:
- SELECTIVE ETCHING OF SILICON-AND-GERMANIUM-CONTAINING MATERIALS WITH REDUCED UNDER LAYER LOSS
- METAL SIGNAL OR POWERLINE SEPARATION THROUGH SELECTIVE DEPOSITION IN ADVANCED MEMORY DEVICES
- FORMATION OF GATE ALL AROUND DEVICE
- METHODS OF MANUFACTURING INTERCONNECT STRUCTURES
- DISTINGUISHED FLIP CHIP PACKAGING FOR STRESS RELAXATION AND ENHANCED EM PROTECTION
Description
The broken lines show portions of a lower shield for a substrate processing chamber that form no part of the claimed design.
Claims
The ornamental design for a lower shield for a substrate processing chamber, as shown and described.
Referenced Cited
U.S. Patent Documents
Foreign Patent Documents
Other references
| D467648 | December 24, 2002 | Delva |
| 6733620 | May 11, 2004 | Sugiyama et al. |
| D494551 | August 17, 2004 | Doba |
| D557226 | December 11, 2007 | Uchino |
| D557425 | December 11, 2007 | Nakamura |
| D559994 | January 15, 2008 | Nagakubo |
| 7988815 | August 2, 2011 | Rauf et al. |
| D720051 | December 23, 2014 | Dole |
| D741449 | October 20, 2015 | Washburn |
| D741823 | October 27, 2015 | Tateno |
| D749702 | February 16, 2016 | Rohn |
| D770992 | November 8, 2016 | Tauchi |
| D784901 | April 25, 2017 | Tung |
| D791090 | July 4, 2017 | Yoshida |
| D795664 | August 29, 2017 | Schneider |
| D798423 | September 26, 2017 | Aubin |
| D799690 | October 10, 2017 | Kawamura |
| 9865437 | January 9, 2018 | Chia et al. |
| D815516 | April 17, 2018 | Karmarkar |
| D816191 | April 24, 2018 | Cove |
| D827592 | September 4, 2018 | Ichino |
| D836573 | December 25, 2018 | Ichino |
| D840364 | February 12, 2019 | Ichino |
| D840365 | February 12, 2019 | Ichino |
| D841782 | February 26, 2019 | Wada |
| D849442 | May 28, 2019 | Mathison |
| D852136 | June 25, 2019 | Yoshida |
| D861758 | October 1, 2019 | Severance, Jr. |
| D875053 | February 11, 2020 | Shono |
| D875054 | February 11, 2020 | Shono |
| D875055 | February 11, 2020 | Shono |
| 20020170881 | November 21, 2002 | Benzing et al. |
| 20040149216 | August 5, 2004 | Osada et al. |
| 20060213438 | September 28, 2006 | Ishizaka et al. |
| 20090188625 | July 30, 2009 | Carducci et al. |
| 20100291319 | November 18, 2010 | Yamashita et al. |
| 20110108524 | May 12, 2011 | Dhindsa et al. |
| 20110207332 | August 25, 2011 | Liu et al. |
| 20120305185 | December 6, 2012 | Singh et al. |
| 20180061618 | March 1, 2018 | Nichols et al. |
| 2006060073 | March 2006 | JP |
| 1328350 | April 2008 | JP |
| D132339 | December 2009 | TW |
| D167109 | April 2015 | TW |
| D179672 | November 2016 | TW |
| WO 2014/014566 | January 2014 | WO |
- Search Report for Taiwan Design Application No. 109300802, dated Aug. 5, 2020.
- International Search Report and Written Opinion for PCT/US2020/048303 dated Dec. 4, 2020.
Patent History
Patent number: D971167
Type: Grant
Filed: Apr 10, 2021
Date of Patent: Nov 29, 2022
Assignee: APPLIED MATERIALS, INC. (Santa Clara, CA)
Inventors: Sarath Babu (Singapore), Ananthkrishna Jupudi (Singapore), Yueh Sheng Ow (Singapore), Junqi Wei (Singapore), Kelvin Boh (Singapore), Yuichi Wada (Chiba), Kang Zhang (Singapore)
Primary Examiner: Michael C Stout
Assistant Examiner: Fritzgerald L Butac
Application Number: 29/778,108
Type: Grant
Filed: Apr 10, 2021
Date of Patent: Nov 29, 2022
Assignee: APPLIED MATERIALS, INC. (Santa Clara, CA)
Inventors: Sarath Babu (Singapore), Ananthkrishna Jupudi (Singapore), Yueh Sheng Ow (Singapore), Junqi Wei (Singapore), Kelvin Boh (Singapore), Yuichi Wada (Chiba), Kang Zhang (Singapore)
Primary Examiner: Michael C Stout
Assistant Examiner: Fritzgerald L Butac
Application Number: 29/778,108
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)