Stacked Capacitor Patents (Class 257/306)
-
Patent number: 8815695Abstract: A first electrode layer for a Metal-Insulator-Metal (MIM) DRAM capacitor is formed wherein the first electrode layer contains a conductive base layer and conductive metal oxide layer. A second electrode layer for a Metal-Insulator-Metal (MIM) DRAM capacitor is formed wherein the second electrode layer contains a conductive base layer and conductive metal oxide layer. In some embodiments, both the first electrode layer and the second electrode layer contain a conductive base layer and conductive metal oxide layer.Type: GrantFiled: December 27, 2012Date of Patent: August 26, 2014Assignees: Intermolecular, Inc., Elpida Memory, Inc.Inventors: Xiangxin Rui, Mitsuhiro Horikawa, Hiroyuki Ode, Karthik Ramani
-
Patent number: 8816419Abstract: Provided is a semiconductor device having a high switching speed. A semiconductor device is provided with an n-type epitaxial layer having a plurality of trenches arranged at prescribed intervals; an embedded electrode formed on an inner surface of the trench through a silicon oxide film to embed each trench; and a metal layer, which is capacitively coupled with the embedded electrode by being arranged above the embedded electrode through a silicon oxide film. In the semiconductor device, a region between the adjacent trenches operates as a channel (current path). A current flowing in the channel is interrupted by covering the region with a depletion layer formed at the periphery of the trenches, and the current is permitted to flow through the channel by eliminating the depletion layer at the periphery of the trenches.Type: GrantFiled: June 17, 2008Date of Patent: August 26, 2014Assignee: Rohm Co., Ltd.Inventor: Masaru Takaishi
-
Patent number: 8803285Abstract: A semiconductor device has a capacitive structure formed by sequentially layering, on a wiring or conductive plug, a lower electrode, a capacitive insulation film, and an upper electrode. The semiconductor device has, as the capacitive structure, a thin-film capacitor having a lower electrode structure composed of an amorphous or microcrystalline film or a laminate of these films formed on a polycrystalline film.Type: GrantFiled: May 8, 2007Date of Patent: August 12, 2014Assignee: Renesas Electronics CorporationInventors: Hiroto Ohtake, Naoya Inoue, Ippei Kume, Takeshi Toda, Yoshihiro Hayashi
-
Patent number: 8803212Abstract: A three-dimensional crossbar array may include a metal layer, and an insulator layer disposed adjacent the metal layer. A trench may be formed in the metal layer to create sections in the metal layer, and a portion of the trench may include an insulator. A hole may be formed in the trench and contact a section of the metal layer. The hole may define a via. A contact region between the via and the section of the metal layer may define a crossbar array.Type: GrantFiled: August 15, 2011Date of Patent: August 12, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventor: Hans S. Cho
-
Patent number: 8796815Abstract: A means for selectively electrically connecting an electrical interconnect line, such as a bit line of a memory cell, with an associated contact stud and electrically isolating the interconnect line from other partially underlying contact studs for other electrical features, such as capacitor bottom electrodes. The interconnect line can be formed partially-connected to all contact studs, thereby allowing the electrical features to be formed in closer proximity to one another for higher levels of integration, and in subsequent steps of fabrication, the contact studs associated with memory cell features other than the interconnect line can be isolated from the interconnect line by the removal of a silicide cap, or the selective etching of a portion of these contact studs, and the formation of an insulating sidewall between the non-selected contact stud and the interconnect line.Type: GrantFiled: January 24, 2011Date of Patent: August 5, 2014Assignee: Micron Technology, Inc.Inventor: John M. Drynan
-
Patent number: 8796795Abstract: BEOL memory cells are described that include one or more sidewall protection layers on the memory device (including, for example, an MTJ element) deposited prior to interconnect via etching to prevent the formation of electrical shorts between layers. One embodiment uses a single layer sidewall protection sleeve that is deposited after the memory device has been patterned. The layer material is vertically etched down to expose the upper surface of the top electrode while leaving a residual layer of protective material surrounding the rest of the memory device. The material for the protection layer is selected to resist the etchant used to remove the first dielectric material from the via in the subsequent interconnect process. A second embodiment uses dual-layer sidewall protection in which the first layer covers the memory element is preferably an oxygen-free dielectric and the second layer protects the first layer during via etching.Type: GrantFiled: August 1, 2011Date of Patent: August 5, 2014Assignee: Avalanche Technology Inc.Inventors: Kimihiro Satoh, Yiming Huai, Jing Zhang, Ebrahim Abedifard
-
Patent number: 8791518Abstract: A method for manufacturing a semiconductor device is disclosed. In the method for manufacturing the semiconductor device, a capacitor structure is modified to ensure capacitance of the capacitor, and the height of the capacitor is reduced to prevent defects such as a leaning capacitor or a poor bridge from being generated, such that the fabrication process of semiconductor devices is simplified and therefore the semiconductor devices can be stably manufactured.Type: GrantFiled: January 10, 2012Date of Patent: July 29, 2014Assignee: Hynix Semiconductor Inc.Inventor: Sang Heon Kim
-
Patent number: 8785996Abstract: An apparatus including a first electrode; a second electrode; a nano-scale channel between the first electrode and the second electrode wherein the nano-scale channel has a first state in which an electrical impedance of the nano-scale channel is relatively high and a second state in which the electrical impedance of the nano-scale channel is relatively low; dielectric adjacent the nano-scale channel; and a gate electrode adjacent the dielectric configured to control a threshold number of quanta of stimulus, wherein the nano-scale channel is configured to switch between the first state and the second state in response to an application of a quantum of stimulus above the threshold number of quanta of stimulus.Type: GrantFiled: August 13, 2010Date of Patent: July 22, 2014Assignee: Nokia CorporationInventors: Alan Colli, Richard White
-
Patent number: 8786000Abstract: A method of manufacturing a semiconductor device includes: forming a core insulating film that includes first openings, on a semiconductor substrate; forming cylindrical lower electrodes that cover sides of the first openings with a conductive film; forming a support film that covers at least an upper surface of the core insulating film between the lower electrodes; forming a mask film in which an outside of a region where at least the lower electrodes are formed is removed, by using the support film; and performing isotropic etching on the core insulating film so as to leave the core insulating film at a part of an area between the lower electrodes, after the mask film is formed.Type: GrantFiled: December 28, 2011Date of Patent: July 22, 2014Assignee: PS4 Luxco S.A.R.L.Inventor: Eiji Hasunuma
-
Patent number: 8779546Abstract: A semiconductor memory system and method of manufacture thereof including: a base wafer; an isolation region on the base wafer; an ion implanted region on the base wafer separated by the isolation region; a bit line contact plug over the ion implanted region; an isolation sidewall on the sides of the bit line contact plug; a resistor or capacitor on the isolation sidewall opposite the bit line contact plug between the bit line contact plug and another of the bit line contact plug; and a bit line over the resistor or capacitor and on the bit line contact plug.Type: GrantFiled: March 7, 2013Date of Patent: July 15, 2014Assignee: Sony CorporationInventors: Masanori Tsukamoto, Satoru Mayuzumi
-
Patent number: 8779494Abstract: The instant disclosure relates to a high-k metal gate random access memory. The memory includes a substrate, a plurality of bit line units, source regions, gate structures, drain regions, word line units, and capacitance units. The substrate has a plurality of trenches, and the bit line units are arranged on the substrate. The source regions are disposed on the bit line units, and the gate structures are disposed on the source regions. Each gate structure has a metal gate and a channel area formed therein. The gate structures are topped with the drain regions. The word lines units are arranged between the source and drain regions. The capacitance units are disposed on the drain regions. Another memory is also disclosed, where each drain region and a portion of each gate structure are disposed in the respective capacitance unit, with the drain region being a lower electrode layer.Type: GrantFiled: March 22, 2012Date of Patent: July 15, 2014Assignee: Inotera Memories, Inc.Inventors: Tzung-Han Lee, Chung-Lin Huang, Ron-Fu Chu
-
Patent number: 8779493Abstract: A semiconductor device includes a trench formed in a predetermined portion of a substrate and a first recess region beneath the trench. A field oxide layer is buried into both the trench and the first recess region. An active region is defined by the field oxide layer, having first active region and a second active region. The latter has a second recess region formed in lower portion of the active region than the former. A step gate pattern is formed on border region between the first active region and the second active region. The gate pattern has step structure whose one side extends to a surface of the first active region and the other side extends to a surface of the second active region. Other embodiments are also described.Type: GrantFiled: October 4, 2011Date of Patent: July 15, 2014Assignee: Hynix Semiconductor Inc.Inventor: Jun-Hee Cho
-
Patent number: 8766342Abstract: Methods and an apparatus are described for an integrated circuit within which an electroless Cu plated layer having an oxygen content is formed on the top of a seed layer comprising Cu and Mn. The integrated circuit is then exposed to a sufficient high temperature to cause the self-formation of a MnSiOx barrier layer.Type: GrantFiled: March 20, 2012Date of Patent: July 1, 2014Assignee: Intel CorporationInventor: Rohan N. Akolkar
-
Patent number: 8766399Abstract: To improve a performance of a semiconductor device having a capacitance element. An MIM type capacitance element, an electrode of which is formed with comb-shaped metal patterns composed of the wirings, is formed over a semiconductor substrate. A conductor pattern, which is a dummy gate pattern for preventing dishing in a CMP process, and an active region, which is a dummy active region, are disposed below the capacitance element, and these are coupled to shielding metal patterns composed of the wirings and then connected to a fixed potential. Then, the conductor pattern and the active region are disposed so as not to overlap the comb-shaped metal patterns in the wirings in a planar manner.Type: GrantFiled: May 14, 2012Date of Patent: July 1, 2014Assignee: Renesas Electronics CorporationInventors: Satoshi Maeda, Yasushi Sekine, Tetsuya Watanabe
-
Patent number: 8766346Abstract: A method for reducing the leakage current in DRAM Metal-Insulator-Metal capacitors includes forming a capacitor stack including an oxygen donor layer inserted between the dielectric layer and at least one of the two electrode layers. In some embodiments, the dielectric layer may be doped with an oxygen donor dopant. The oxygen donor materials provide oxygen to the dielectric layer and reduce the concentration of oxygen vacancies, thus reducing the leakage current.Type: GrantFiled: December 19, 2012Date of Patent: July 1, 2014Assignee: Intermolecular, Inc.Inventors: Xiangxin Rui, Sergey Barabash
-
Patent number: 8766446Abstract: A semiconductor memory device comprising a stacked unit, a semiconductor pillar, a charge storage layer, and a non-insulating film. The stacked unit includes first conductive layers and first insulating layers which are stacked alternately. The semiconductor pillar passes through the stacked body and the semiconductor pillar has a tubular structure. The charge storage layer is provided between the semiconductor pillar and each of the first conductive layers. The non-insulating film is provided inside the tubular structure and has a non-insulating member. The first effective impurity concentration of the non-insulating film is lower than a second effective impurity concentration of the semiconductor pillar.Type: GrantFiled: August 30, 2012Date of Patent: July 1, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Nobuhito Kuge, Naoki Yasuda, Yoshiaki Fukuzumi, Tomoko Fujiwara
-
Patent number: 8766345Abstract: An on-chip decoupling capacitor is disclosed. One or more carbon nanotubes are coupled to a first electrode of the capacitor. A dielectric skin is formed on the one or more carbon nanotubes. A metal coating is formed on the dielectric skin. The dielectric skin is configured to electrically isolate the one or more carbon nanotubes from the metal coating.Type: GrantFiled: November 30, 2012Date of Patent: July 1, 2014Assignee: International Business Machines CorporationInventors: Damon B. Farmer, Aaron D. Franklin, Shu-Jen Han, George S. Tulevski
-
Patent number: 8759892Abstract: A semiconductor device including a vertical transistor and a method for forming the same are disclosed, which can greatly reduce a cell area as compared to a conventional layout of 8F2 and 6F2, and need not form a bit line contact, a storage node contact, or a land plug, such that the number of fabrication steps is reduced and a contact region between the bit line and the active region is increased in size. The semiconductor device including a vertical transistor includes an active region formed over a semiconductor substrate, a first recess formed to have a predetermined depth at both sides of the active region, and a bit line buried in the first recess.Type: GrantFiled: January 18, 2013Date of Patent: June 24, 2014Assignee: SK Hynix Inc.Inventor: Kyoung Han Lee
-
Patent number: 8753995Abstract: A high-frequency and low-dielectric-constant ceramic dielectric material matched with nickel internal electrode and a method for producing capacitor using same. The ceramic dielectric material consists of main crystalline phase, modifying additive and sintering flux. The main crystalline phase is MgZrxSi(1?x)O3, wherein 0.05?x?0.15. The modifying additive is one or more of MnO2, Al2O3, CaO, Bi2O3 and TiO2, and the sintering flux is one or more of B2O3, SiO2, ZnO, Li2O, K2O and BaO. The ceramic dielectric material has good uniformity, and excellent dielectric properties, meets the requirements of COG characteristics in EIA standard, and meets the environmental requirements. The ceramic dielectric material can be sintered under the reducing atmosphere and can be matched with nickel electrodes. The chip multilayer ceramic capacitor made of the ceramic dielectric material and nickel internal electrodes has stable performance.Type: GrantFiled: December 20, 2010Date of Patent: June 17, 2014Assignee: Guangdong Fenghua Advanced Technology Holding Co., Ltd.Inventors: Beibei Song, Yongsheng Song, Fangce Mo, Juan Li, Xiaoguo Wang, Jinghua Guo
-
Patent number: 8748962Abstract: A semiconductor device includes a capacitor dielectric film formed on a lower electrode and made of a ferroelectric material, and an upper electrode formed on a capacitor dielectric film, wherein the lower electrode includes a lowest conductive layer and an upper conductive layer, the lowest conductive layer being made of a noble metal other than iridium, and the upper conductive layer being formed on the lowest conductive layer and made of a conductive material, which is different from a material for the lowest conductive layer, and which is other than platinum.Type: GrantFiled: October 22, 2012Date of Patent: June 10, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Wensheng Wang
-
Patent number: 8749012Abstract: Methods and structures for discharging plasma formed during the fabrication of semiconductor device are disclosed. The semiconductor device includes a wordline, a common ground line and a fuse structure for electrically coupling the wordline and the common ground line until a break signal is applied via the fuse structure.Type: GrantFiled: December 20, 2007Date of Patent: June 10, 2014Assignee: Spansion LLCInventors: Masahiko Higashi, Naoki Takeguchi
-
Patent number: 8742484Abstract: Openings are formed by lithography and subsequent dry etching at the portions of a first protective film which correspond to connecting holes of second plugs which will be described later, namely at the portions thereof which align with first plugs, wherein the openings have a diameter greater than that of connecting holes by about 0.4 ?m.Type: GrantFiled: January 22, 2012Date of Patent: June 3, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Yasutaka Ozaki
-
Patent number: 8742482Abstract: A semiconductor device including: a bit line being arranged on top surfaces of first and second contact plugs via a first insulation layer and extending in a direction connecting a first impurity diffusion layer and a second impurity diffusion layer; a bit line contact plug being formed through the first insulation layer and electrically connecting the bit line to the first contact plug; a first cell capacitor having a first lower electrode beside one of side surfaces of the bit line; a first insulation film insulating the bit line and the first lower electrode from each other; and a first contact conductor electrically connecting a bottom end of the first lower electrode to a side surface of the second contact plug.Type: GrantFiled: February 29, 2012Date of Patent: June 3, 2014Inventor: Hiroyuki Uchiyama
-
Patent number: 8742541Abstract: A capacitor can include a substrate having a first surface, a second surface remote from the first surface, and a through opening extending between the first and second surfaces, first and second metal elements, and a capacitor dielectric layer separating and insulating the first and second metal elements from one another at least within the through opening. The first metal element can be exposed at the first surface and can extend into the through opening. The second metal element can be exposed at the second surface and can extend into the through opening. The first and second metal elements can be electrically connectable to first and second electric potentials. The capacitor dielectric layer can have an undulating shape.Type: GrantFiled: July 14, 2011Date of Patent: June 3, 2014Assignee: Tessera, Inc.Inventors: Ilyas Mohammed, Belgacem Haba, Cyprian Uzoh, Piyush Savalia, Vage Oganesian
-
Patent number: 8742540Abstract: A metal-insulator-metal (MIM) capacitor and a method for forming the same are provided. The MIM capacitor includes an insulator on a bottom metal plate, a top metal plate on the insulator, a dielectric layer on the top metal plate and on at least sidewalls of the top metal plate and the insulator, and an anti-reflective coating (ARC) layer over the top metal plate and the bottom metal plate. The dielectric layer preferably extends on an exposed portion of the bottom metal plate not covered by the top metal plate and the insulator.Type: GrantFiled: August 31, 2005Date of Patent: June 3, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Yao Hsiang Liang
-
Patent number: 8735956Abstract: A semiconductor device and a method for manufacturing the same are disclosed. An additional spacer is formed at a lateral surface of an upper part of the bit line so that the distance of insulation films between a storage node and a neighboring storage node contact plug is increased. Accordingly, the distance between the storage node and the neighboring storage node contact is guaranteed and a bridge failure is prevented.Type: GrantFiled: January 10, 2012Date of Patent: May 27, 2014Assignee: Hynix Semiconductor Inc.Inventor: Un Hee Lee
-
Patent number: 8735267Abstract: A method of forming a buried word line structure is provided. A first mask layer, an interlayer and a second mask layer are sequentially formed on a substrate, wherein the second mask layer has a plurality of mask patterns and a plurality of gaps arranged alternately, and the gaps includes first gaps and second gaps arranged alternately. A dielectric pattern is formed in each first gap and spacers are simultaneously formed on sidewalls of each second gap, wherein a first trench is formed between the adjacent spacers and exposes a portion of the first mask layer. The mask patterns are removed to form second trenches. An etching process is performed by using the dielectric patterns and the spacers as a mask, so that the first trenches are deepened to the substrate and the second trenches are deepened to the first mask layer.Type: GrantFiled: December 6, 2012Date of Patent: May 27, 2014Assignee: Nanya Technology CorporationInventors: Inho Park, Lars Heineck
-
Patent number: 8729397Abstract: An embedded structure of circuit board is provided. The embedded structure includes a substrate, a first patterned conductive layer disposed on the substrate and selectively exposing the substrate, a first dielectric layer covering the first patterned conductive layer and the substrate, a pad opening disposed in the first dielectric layer, and a via disposed in the pad opening and exposing the first patterned conductive layer, wherein the outer surface of the first dielectric layer has a substantially even surface.Type: GrantFiled: December 13, 2011Date of Patent: May 20, 2014Assignee: Unimicron Technology Corp.Inventors: Yi-Chun Liu, Wei-Ming Cheng, Tsung-Yuan Chen, Shu-Sheng Chiang
-
Patent number: 8729619Abstract: Openings are formed by lithography and subsequent dry etching at the portions of a first protective film which correspond to connecting holes of second plugs which will be described later, namely at the portions thereof which align with first plugs, wherein the openings have a diameter greater than that of connecting holes by about 0.4 ?m.Type: GrantFiled: November 11, 2011Date of Patent: May 20, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Yasutaka Ozaki
-
Patent number: 8729618Abstract: A method for manufacturing a semiconductor device comprises forming a first layer on an impurity diffusion region in a semiconductor substrate by a selective epitaxial growth method, forming a second layer on the first layer by the selective epitaxial growth method, forming a contact hole penetrating an interlayer insulating film in a thickness direction thereof and reaching the second layer, and filling a conductive material into the contact hole to form a contact plug including the first and second layers and the conductive material.Type: GrantFiled: February 24, 2010Date of Patent: May 20, 2014Inventor: Keiji Kuroki
-
Patent number: 8723326Abstract: Methods of fabricating semiconductor structures incorporating tight pitch contacts aligned with active area features and of simultaneously fabricating self-aligned tight pitch contacts and conductive lines using various techniques for defining patterns having sublithographic dimensions. Semiconductor structures having tight pitch contacts aligned with active area features and, optionally, aligned conductive lines are also disclosed, as are semiconductor structures with tight pitch contact holes and aligned trenches for conductive lines.Type: GrantFiled: July 29, 2011Date of Patent: May 13, 2014Assignee: Micron Technology, Inc.Inventor: Luan C. Tran
-
Patent number: 8723244Abstract: A semiconductor device includes a first storage electrode, a second storage electrode, a first landing pad, a capacitive insulating film, and a plate electrode. The second storage electrode is arranged above the first storage electrode. The first landing pad is arranged between a top surface of the first storage electrode and a bottom surface of the second storage electrode. The first landing pad connects the first storage electrode and the second storage electrode. The first landing pad has a first landing surface larger than the bottom surface of the second storage electrode. The second storage electrode is placed on the first landing surface. The capacitive insulating film is laminated on the first and second storage electrodes and on an outer circumferential surface of the first landing pad. The plate electrode contacts the capacitive insulating film.Type: GrantFiled: July 27, 2009Date of Patent: May 13, 2014Inventor: Takashi Miyajima
-
Patent number: 8716833Abstract: A method of manufacturing a semiconductor device including forming on a substrate an insulating interlayer through which a capacitor contact is interposed; forming on the insulating interlayer a first upper electrode having an opening through which the capacitor contact is exposed; forming a first dielectric layer pattern on a lateral wall of the opening; forming a lower electrode on the first dielectric layer pattern formed in the opening and the capacitor contact; forming a second dielectric layer pattern on the lower electrode formed in the opening and the first dielectric layer pattern; and forming on the second dielectric layer pattern a second upper electrode so as to fill the opening and to contact the first upper electrode. The semiconductor device may prevent a lower electrode of a capacitor from collapsing.Type: GrantFiled: September 5, 2012Date of Patent: May 6, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Tae-woong Koo
-
Patent number: 8716772Abstract: The present invention is generally directed to a DRAM cell design with folded digitline sense amplifier. In one illustrative embodiment, a memory array having a plurality of memory cells having an effective size of 6F2 is disclosed which has a plurality of dual bit active areas, each of the active areas having a substantially longitudinal axis, and a plurality of digitlines arranged in a folded digitline architecture, wherein the active areas are positioned such that the longitudinal axis of the active areas is oriented at an angle with respect to a centerline of the digitlines.Type: GrantFiled: December 28, 2005Date of Patent: May 6, 2014Assignee: Micron Technology, Inc.Inventors: Fei Wang, Anton P. Eppich
-
Patent number: 8710567Abstract: The semiconductor device of the present invention includes a silicon substrate having a logic region and a RAM region, an NMOS transistor formed in the logic region, and an NMOS transistor formed in the RAM region. The NMOS transistor has a stack structure obtained by sequentially stacking the gate insulating film and the metal gate electrode over the silicon substrate. The NMOS transistor has a cap film containing an element selected from a group consisting of lanthanum, ytterbium, magnesium, strontium, and erbium as a composition element between the silicon substrate and metal gate electrode. The cap film is not formed in the NMOS transistor.Type: GrantFiled: February 24, 2011Date of Patent: April 29, 2014Assignee: Renesas Electronics CorporationInventor: Tomohiko Moriya
-
Patent number: 8710570Abstract: A semiconductor device includes: bit lines each extending in a first direction; word lines each extending in a second direction, which crosses the first direction; pillars provided in a region between the bit lines and the word lines, wherein the pillars are each arranged along a third direction; and bit line contacts arranged along the third direction and alternately between the pillars and coupled to alternate bit lines.Type: GrantFiled: July 24, 2012Date of Patent: April 29, 2014Assignee: SK Hynix Inc.Inventor: Woo Jun Lee
-
Patent number: 8710569Abstract: A semiconductor device includes a semiconductor substrate including a DRAM portion and a logic portion thereon, an interlayer film covering the DRAM portion and logic portion of the semiconductor substrate, and plural contact plugs formed in the interlayer film in the DRAM portion and the logic portion, the plural contact plugs being in contact with a metal suicide layer on a highly-doped region of source and drain regions of first, second and third transistors in the DRAM portion and the logic portion, an interface between the plural contact plugs and the metal silicide layer being formed at a main surface in the DRAM portion and the logic portion.Type: GrantFiled: January 5, 2012Date of Patent: April 29, 2014Assignee: Renesas Electronics CorporationInventors: Ken Inoue, Masayuki Hamada
-
Patent number: 8710564Abstract: Provided is a semiconductor device including an insulating layer of a cubic system or a tetragonal system, having good electrical characteristics. The semiconductor device includes a semiconductor substrate including an active region, a transistor that is formed in the active region of the semiconductor substrate, an interlevel insulating layer that is formed on the semiconductor substrate and a contact plug that is formed in the interlevel insulating layer and that is electrically connected to the transistor. The semiconductor device may include a lower electrode that is formed on the interlevel insulating layer and that is electrically connected to the contact plug, an upper electrode that is formed on the lower electrode and an insulating layer of a cubic system or a tetragonal system including a metal silicate layer. The insulating layer may be formed between the lower electrode and the upper electrode.Type: GrantFiled: March 13, 2012Date of Patent: April 29, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-cheol Lee, Jun-noh Lee, Ki-vin Im, Ki-yeon Park, Sung-hae Lee, Sang-yeol Kang
-
Patent number: 8704283Abstract: A semiconductor device includes a lower electrode, a supporting member enclosing at least an upper portion of the lower electrode, a dielectric layer on the lower electrode and the supporting member, and an upper electrode disposed on the dielectric layer. The supporting member may have a first portion that extends over an upper part of the sidewall of the lower electrode, and a second portion covering the upper surface of the lower electrode. The first portion of the supporting member protrudes above the lower electrode.Type: GrantFiled: March 16, 2010Date of Patent: April 22, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Kyu Kim, Sang-Sup Jeong, Sung-Gil Choi, Heung-Sik Park, Kuk-Han Yoon, Yong-Joon Choi
-
Patent number: 8704285Abstract: Present embodiments may be directed to a capacitor device, including a first electrode, which includes a first area and a second area, separated from each other, and a first bridge located between the first area and the second area, the first bridge electrically interconnecting the first area and the second area; a second electrode arranged to face the first electrode; and a dielectric layer between the first electrode and the second electrode.Type: GrantFiled: November 16, 2011Date of Patent: April 22, 2014Assignee: Samsung Display Co., Ltd.Inventors: Sang-Min Hong, Hee-Chul Jeon
-
Patent number: 8698279Abstract: The semiconductor device includes a capacitor including a plurality of interconnection layers stacked over each other, the plurality of interconnection layers each including a plurality of electrode patterns extended in a first direction, a plurality of via parts provided between the plurality of interconnection layers and electrically interconnecting the plurality of the electrode patterns between the interconnection layers adjacent to each other, and an insulating films formed between the plurality of interconnection layers and the plurality of via parts. Each of the plurality of via parts is laid out, offset from a center of the electrode pattern in a second direction intersecting the first direction, and the plurality of electrode patterns has a larger line width at parts where the via parts are connected to, and a distance between the electrode patterns and the adjacent electrode patterns is reduced at the parts.Type: GrantFiled: December 2, 2010Date of Patent: April 15, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Kenichi Watanabe, Nobuhiro Misawa
-
Patent number: 8698147Abstract: Provided are an organic light emitting display device and a method of manufacturing the same. The organic light emitting display device includes a thin-film transistor (TFT), which includes an active layer, a gate electrode, and source/drain electrodes; an organic electroluminescent device electrically connected to the TFT and includes a pixel electrode formed on the same layer as the gate electrode, an intermediate layer including an organic light emitting layer, and a counter electrode that are stacked in the order stated; and a capacitor, which includes a bottom electrode, which is formed on the same layer and of the same material as the active layer and is doped with an impurity; a top electrode formed on the same layer as the gate electrode; and a metal diffusion medium layer formed on the same layer as the source/drain electrodes and is connected to the bottom electrode.Type: GrantFiled: September 23, 2011Date of Patent: April 15, 2014Assignee: Samsung Display Co., Ltd.Inventors: Jong-Hyun Choi, Na-Young Kim, Dae-Woo Lee
-
Publication number: 20140097479Abstract: In order to form a more stable silicon pillar which can be used for the formation of vertical transistors in DRAM cells, a multi-step masking process is used. In a preferred embodiment, an oxide layer and a nitride layer are used as masks to define trenches, pillars, and active areas in a substrate. Preferably, two substrate etch processes use the masks to form three levels of bulk silicon.Type: ApplicationFiled: December 13, 2013Publication date: April 10, 2014Applicant: MICRON TECHNOLOGY, INC.Inventor: Patrick Thomas
-
Publication number: 20140097455Abstract: A semiconductor device according to an aspect of the present invention includes: a semiconductor layer including a channel region and a contact region; a pattern of a first conducting layer disposed at a position which overlaps with the channel region; a gate line formed in one of a second conducting layer or a third conducting layer, and connected to the pattern of the first conducting layer; and a source line formed in the other of the second conducting layer and the third conducting layer, and connected to the contact region.Type: ApplicationFiled: November 30, 2011Publication date: April 10, 2014Applicant: PANASONIC CORPORATIONInventor: Shinya Ono
-
Patent number: 8680650Abstract: Semiconductor structures including a plurality of conductive structures having a dielectric material therebetween are disclosed. The thickness of the dielectric material spacing apart the conductive structures may be adjusted to provide optimization of capacitance and voltage threshold. The semiconductor structures may be used as capacitors, for example, in memory devices. Various methods may be used to form such semiconductor structures and capacitors including such semiconductor structures. Memory devices including such capacitors are also disclosed.Type: GrantFiled: February 3, 2009Date of Patent: March 25, 2014Assignee: Micron Technology, Inc.Inventor: Eric H. Freeman
-
Patent number: 8680595Abstract: A method and structure are disclosed that are advantageous for aligning a contact plug within a bit line contact corridor (BLCC) to an active area of a DRAM that utilizes an insulated sleeve structure. A sleeve insulator layer is deposited in an opening to protect one or more conductor layers from conductive contacts formed in the opening. The sleeve insulator layer electrically insulates a conductive plug from the conductor layer and self-aligns the BLCC so as to improve contact plug alignment tolerances between the BLCC and the capacitor or conductive components.Type: GrantFiled: June 28, 2011Date of Patent: March 25, 2014Assignee: Micron Technology, Inc.Inventors: Philip J. Ireland, Howard E. Rhodes
-
Patent number: 8680599Abstract: To provide a more reliable semiconductor device including a lower-cost and more reliable capacitor and a method of manufacturing the same. This manufacturing method comprises the steps of: preparing a semiconductor substrate; and forming, over one of the major surfaces of the semiconductor substrate, a first metal electrode including an aluminum layer, a dielectric layer over the first metal electrode, and a second metal electrode over the dielectric layer. In the step of forming the first metal electrode, the aluminum layer is formed so that the surface thereof satisfies a relationship of Rmax<80 nm, Rms<10 nm, and Ra<9 nm. The step of forming the first metal electrode comprises the steps of: forming at least one first barrier layer; forming the aluminum layer over the first barrier layer; and recrystallizing a crystal constituting the aluminum layer.Type: GrantFiled: August 10, 2011Date of Patent: March 25, 2014Assignee: Renesas Electronics CorporationInventors: Hiroshi Mitsuyama, Yasuhisa Fujii, Keiichi Yamada
-
Patent number: 8680600Abstract: A vertical transistor structure includes a substrate, a plurality of pillars located on the substrate and spaced from each other at a selected distance, a gate line and a plurality of conductors. The pillars are aligned in a straight line in a first direction and have respectively a primary control wall along the first direction and two ancillary control walls perpendicular to the primary control wall. The gate line is connected to the primary control wall in the first direction through a first isolated layer. The conductors are interposed between the ancillary control walls through second isolated layers. By providing the gate line merely on the primary control wall and the conductors to aid the gate line to control ON/OFF of the pillars, problems of etching and separating gate material during gradually shrunken feature size process that are difficult to control etching positions and etching duration can be prevented.Type: GrantFiled: December 27, 2011Date of Patent: March 25, 2014Assignee: Rexchip Electronics CorporationInventor: Yukihiro Nagai
-
Patent number: 8680649Abstract: A multi-layer capacitor of staggered construction is formed of one or more layers having tapered sidewall(s). The edge(s) of the capacitor film(s) can be etched to have a gentle slope, which can improve adhesion of the overlying layers and provide more uniform film thickness. The multi-layer capacitor can be used in various applications such as filtering and decoupling.Type: GrantFiled: August 22, 2008Date of Patent: March 25, 2014Assignee: STMicroelectronics (Tours) SASInventor: Guillaume Guégan
-
Publication number: 20140070295Abstract: A semiconductor memory device includes a capacitor. The capacitor includes: a first conductive layer functioning as a first electrode, the first conductive layer including a first portion; a second conductive layer functioning as the first electrode, the second conductive layer including a second portion, the second portion and the first portion being arranged in a first direction parallel to the semiconductor substrate; a third conductive layer functioning as a second electrode, the third conductive layer including a third portion; and a fourth conductive layer functioning as the second electrode, the fourth conductive layer including a fourth portion, the fourth portion and the third portion being arranged in the first direction, both the fourth portion and the third portion being arranged in a second direction away from the second portion and the first portion, the second direction being parallel to the semiconductor substrate and being orthogonal to the first direction.Type: ApplicationFiled: March 15, 2013Publication date: March 13, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Ryo FUKUDA, Takeshi Hioka, Hiroyasu Tanaka