Stacked Capacitor Patents (Class 257/306)
-
Publication number: 20140061572Abstract: This technology relates to a semiconductor device and a method of manufacturing the same. A semiconductor device may include a line layer formed over a substrate, and connection structures each configured to include a first metal layer pattern, a barrier layer pattern, and a second metal layer pattern sequentially stacked over the line layer, for bonding another substrate to the substrate. In accordance with this technology, abnormal silicidation may be prevented because the barrier layer is formed at the bonding interface of the substrates, and the bonding energy of the substrates may be improved by titanium (Ti)-silicon (Si) bonding.Type: ApplicationFiled: December 19, 2012Publication date: March 6, 2014Applicant: SK hynix Inc.Inventor: Heung-Jae CHO
-
Publication number: 20140061746Abstract: A method for fabricating a semiconductor device includes etching a semiconductor substrate to form bulb-type trenches that define a plurality of active regions in the semiconductor substrate; forming a supporter in each of the bulb-type trenches; dividing each active region, of the plurality of active regions, into a pair of body lines by forming a trench through each active region; and forming a bit line in each body line of the pair of body lines.Type: ApplicationFiled: December 19, 2012Publication date: March 6, 2014Applicant: SK HYNIX INC.Inventors: Heung-Jae CHO, Eui-Seong HWANG, Eun-Shil PARK
-
Patent number: 8652855Abstract: An integrated circuit contains lower components in the substrate, a PMD layer, upper components over the PMD layer, lower contacts in the PMD layer connecting some upper components to some lower components, an ILD layer over the upper components, metal interconnect lines over the ILD layer, and upper contacts connecting some upper components to some metal interconnect lines, and also includes annular stacked contacts of lower annular contacts aligned with upper annular contacts. The lower contacts and upper contacts each have a metal liner and a contact metal on the liner. The lower annular contacts have at least one ring of liner metal and contact metal surrounding a pillar of PMD material, and the upper contacts have at least one ring of liner metal and contact metal surrounding a pillar of ILD material. The annular stacked contacts connect the metal interconnects to the lower components.Type: GrantFiled: March 29, 2012Date of Patent: February 18, 2014Assignee: Texas Instruments IncorporatedInventors: Scott Robert Summerfelt, Hasibur Rahman, John Paul Campbell
-
Patent number: 8643075Abstract: A plurality of metal patterns are disposed on a substrate. A support structure is provided between the plurality of metal patterns. The support structure has a supporter and a glue layer. Each of the plurality of metal patterns has a greater vertical length than a horizontal length on the substrate when viewed from a cross-sectional view. The supporter has a band gap energy of at least 4.5 eV. The glue layer is in contact with the plurality of metal patterns. The supporter and the glue layer are formed of different materials.Type: GrantFiled: July 14, 2011Date of Patent: February 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Wan-Don Kim, Beom-Seok Kim, Yong-Suk Tak, Kyu-Ho Cho, Seung-Hwan Lee, Oh-Seong Kwon, Geun-Kyu Choi
-
Patent number: 8644048Abstract: An object of one embodiment of the present invention is to miniaturize a semiconductor device. Another object of one embodiment of the present invention is to reduce the area of a driver circuit of a semiconductor device including a memory element. A plurality of cells in which the positions of input terminals and output terminals are fixed is arranged in a first direction, wirings each of which is electrically connected to the input terminal or the output terminal of each cell are stacked over the plurality of cells, and the wirings extend in the same direction as the first direction in which the cells are arranged; thus, a semiconductor device in which a driver circuit is miniaturized is provided.Type: GrantFiled: September 12, 2011Date of Patent: February 4, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kiyoshi Kato, Toshihiko Saito
-
Patent number: 8637912Abstract: A semiconductor device includes a substrate having a primary side. A first pillar extends vertically with respect to the primary side of the substrate, the first pillar defining first and second conductive regions and a channel region that is provided between the first and second conductive regions. A first gate is provided over the channel region of the first pillar. A buried word line extends along a first direction below the first pillar, the buried word line configured to provide a first control signal to the first gate. A first interposer is coupled with the buried word line and the first gate to enable the first control signal to be applied to the first gate via the buried word line.Type: GrantFiled: July 9, 2012Date of Patent: January 28, 2014Assignee: SK Hynix Inc.Inventor: Jinchul Park
-
Patent number: 8633531Abstract: A semiconductor device may include, but is not limited to: a semiconductor substrate; a first insulating film; a conductive film; and a semiconductor film. The semiconductor substrate has a first hole. The semiconductor substrate has a first region into which a first impurity is introduced. The first region is adjacent to a side surface of the first hole. The first insulating film covers at least the side surface and a bottom surface of the first hole. The first insulating film has a second hole adjacent to the side surface of the first hole. The conductive film fills a bottom portion of the first hole. The semiconductor film is positioned over the conductive film. The semiconductor film fills the second hole and is in contact with the first region.Type: GrantFiled: September 24, 2010Date of Patent: January 21, 2014Inventor: Noriaki Mikasa
-
Patent number: 8633528Abstract: A memory is described that includes a shared diode layer and a memory element coupled to the diode layer. The memory element has a pie slice-shape, and includes a sidewall having a carbon film thereon. Numerous other aspects are also disclosed.Type: GrantFiled: November 12, 2012Date of Patent: January 21, 2014Assignee: SanDisk 3D LLCInventors: Huiwen Xu, Er-Xuan Ping, Roy E. Scheuerlein
-
Patent number: 8628981Abstract: In a manufacturing method of a semiconductor device, a first insulating film covering a ferroelectric capacitor is formed, and a first opening that has a relatively large diameter and reaches an electrode of the ferroelectric capacitor is formed in the first insulating film, and then recovery annealing of the ferroelectric capacitor is performed, and thereby, a path for oxygen can be secured in performing the recovery annealing, and the sufficient recovery annealing can be performed without causing problems during a manufacturing process.Type: GrantFiled: August 10, 2009Date of Patent: January 14, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kouichi Nagai
-
Patent number: 8629033Abstract: A method for manufacturing a semiconductor device prevents a lower electrode from leaning, in a dip-out process of an interlayer insulation film forming a lower electrode. A conductive material of a lower electrode is used as a support layer instead of a conventional nitride film support layer. This prevents a crack from being generated in a nitride film support layer. A method for manufacturing the semiconductor device is also disclosed.Type: GrantFiled: January 10, 2012Date of Patent: January 14, 2014Assignee: Hynix Semiconductor Inc.Inventor: Byung Wook Bae
-
Patent number: 8614472Abstract: An integrated circuit metal oxide metal (MOM) variable capacitor includes a first plate; one or more pairs of second plates positioned on both sides of the first plate; one or more pairs of control plates positioned on both sides of the first plate and positioned between the pairs of second plates; and a switch coupled to each control plate and a fixed potential.Type: GrantFiled: August 19, 2011Date of Patent: December 24, 2013Assignee: Integrated Device Technology, Inc.Inventors: Syed S. Islam, Mansour Keramat
-
Patent number: 8614122Abstract: When forming sophisticated high-k metal gate electrode structures, a threshold adjusting semiconductor alloy may be formed on the basis of selective epitaxial growth techniques and a hard mask comprising at least two hard mask layers. The hard mask may be patterned on the basis of a plasma-based etch process, thereby providing superior uniformity during the further processing upon depositing the threshold adjusting semiconductor material. In some illustrative embodiments, one hard mask layer is removed prior to actually selectively depositing the threshold adjusting semiconductor material.Type: GrantFiled: September 21, 2011Date of Patent: December 24, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Stephan-Detlef Kronholz, Gunda Beernink, Carsten Reichel
-
Patent number: 8614471Abstract: Collections of laterally crystallized semiconductor islands for use in thin film transistors and systems and methods for making same are described. A display device includes a plurality of thin film transistors (TFTs) on a substrate, such that the TFTs are spaced apart from each other and each include a channel region that has a crystalline microstructure and a direction along which a channel current flows. The channel region of each of the TFTs contains a crystallographic grain that spans the length of that channel region along its channel direction. Each crystallographic grain in the channel region of each of the TFTs is physically disconnected from and crystallographically uncorrelated with each crystallographic grain in the channel region of each adjacent TFT.Type: GrantFiled: September 22, 2008Date of Patent: December 24, 2013Assignee: The Trustees of Columbia University in the City of New YorkInventors: James S. Im, Ui-Jin Chung
-
Publication number: 20130334583Abstract: The semiconductor device includes word lines on a semiconductor substrate, common gates connected to each of the word lines and vertically disposed in the semiconductor substrate, buried bit lines intersecting the word lines at a non-right angle in a plan view, and a pair of vertical transistors sharing each of the common gates. The pair of vertical transistors is disposed on both sides of one of the word lines. Further, the pair of vertical transistors is electrically connected to the two adjacent buried bit lines. Electronic systems including the semiconductor device and related methods are also provided.Type: ApplicationFiled: December 18, 2012Publication date: December 19, 2013Applicant: SK HYNIX INC.Inventor: Ki Ho YANG
-
Patent number: 8610191Abstract: Semiconductor devices and dynamic random access memory devices including a buried gate electrode are provided, the semiconductor devices include a substrate with a gate trench, a buried gate electrode partially filling the inside of the gate trench, a capping layer pattern in the gate trench and over the buried gate electrode, source/drain regions below an upper surface of the substrate and adjacent to both sides of the buried gate electrode, and a gate insulation layer interposed between the trench and the buried gate electrode. The capping layer pattern includes a high-k material layer that directly contacts an upper surface of the buried gate electrode.Type: GrantFiled: December 2, 2010Date of Patent: December 17, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Joon-Seok Moon, Dong-Soo Woo, Jaerok Kahng, Jinwoo Lee, Keeshik Park
-
Patent number: 8610189Abstract: A semiconductor device includes a plurality of MOS transistors and wiring connected to a source electrode or a drain electrode of the plurality of MOS transistors and, the wiring being provided in the same layer as the source electrode and the drain electrode in a substrate, or in a position deeper than a surface of the substrate.Type: GrantFiled: March 20, 2012Date of Patent: December 17, 2013Assignee: Elpida Memory, Inc.Inventor: Hiroyuki Uchiyama
-
Patent number: 8604531Abstract: A semiconductor device includes a semiconductor substrate, an isolation structure disposed in the semiconductor substrate, a conductive layer disposed over the isolation structure, a capacitor disposed over the isolation structure, the capacitor including a top electrode, a bottom electrode, and a dielectric disposed between the top electrode and the bottom electrode, and a first contact electrically coupling the conductive layer and the bottom electrode, the bottom electrode substantially engaging the first contact on at least two faces.Type: GrantFiled: October 15, 2010Date of Patent: December 10, 2013Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Kuo-Chi Tu
-
Patent number: 8598643Abstract: According to one embodiment, a nonvolatile semiconductor memory device comprises a first conductive layer, a second conductive layer, a first inter-electrode insulating film, and a third conductive layer stacked above the first conductive layer, a memory film, a semiconductor layer, an insulating member, and a silicide layer. The memory film and the semiconductor layer is formed on the inner surface of through hole provided in the second conductive layer, the first inter-electrode insulating film, and the third conductive layer. The insulating member is buried in a slit dividing the second conductive layer, the first inter-electrode insulating film, and the third conductive layer. The silicide layer is formed on surfaces of the second conductive layer and the third conductive layer in the slit. The distance between the second conductive layer and the third conductive layer along the inner surface of the slit is longer than that of along the stacking direction.Type: GrantFiled: September 18, 2011Date of Patent: December 3, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kaori Kawasaki, Yoshiaki Fukuzumi, Masaru Kito, Tomoko Fujiwara, Takeshi Imamura, Ryouhei Kirisawa, Hideaki Aochi
-
Patent number: 8594604Abstract: Capacitive circuits are implemented with desirable quality factors in various implementations. According to an example embodiment, a fringe capacitor includes two capacitive circuits (e.g., plates), respectively having a plurality of capacitive fingers extending from an end structure, and respectively having a connecting pin that is adjacent the connecting pin of the other capacitive circuit, on a common side fringe capacitor. The capacitive fingers are arranged in stacked layers, with vias connecting the fingers in different layers back to the connecting pins.Type: GrantFiled: December 18, 2009Date of Patent: November 26, 2013Assignee: NXP, B.V.Inventors: Edwin van der Heijden, Lukas Frederik Tiemeijer, Maristella Spella
-
Patent number: 8592979Abstract: A conductive pattern structure includes a first insulating interlayer on a substrate, metal wiring on the first insulating interlayer, a second insulating interlayer on the metal wiring, and first and second metal contacts extending through the second insulating interlayer. The first metal contacts contact the metal wiring in a cell region and the second metal contact contacts the metal wiring in a peripheral region. A third insulating interlayer is disposed on the second insulating interlayer. Conductive segments extend through the third insulating interlayer in the cell region and contact the first metal contacts. Another conductive segment extends through the third insulating interlayer in the peripheral region and contacts the second metal contact. The structure facilitates the forming of uniformly thick wiring in the cell region using an electroplating process.Type: GrantFiled: April 5, 2012Date of Patent: November 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Hei-Seung Kim, Gil-Heyun Choi, Ji-Soon Park, Jong-Myeong Lee
-
Publication number: 20130299890Abstract: A semiconductor device includes: a second transistor having a second conductive type formed on a first well region having a first conductive type; a first transistor having a first conductive type formed on a second well region having a second conductive type; a first well guard ring having the first conductive type, the first well guard ring including at least a first portion formed between the first transistor and the second transistor; a second well guard ring having the first conductive type, the second well guard ring including at least a first portion formed between the first transistor and the second transistor; and a first capacitor formed on at least one of the first well region and the second well region, and located between the first portion of the first well guard ring and the first portion of the second well guard ring.Type: ApplicationFiled: March 15, 2013Publication date: November 14, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Se-il OH, Seok-jae LEE, Sung-hoon KIM, Joung-yeal KIM
-
Patent number: 8581319Abstract: A method for fabricating a dynamic random access memory (DRAM) capacitor includes forming a first electrode layer, forming a catalytic layer on the first electrode layer, optionally annealing the catalytic layer, forming a dielectric layer on the catalytic layer, optionally annealing the dielectric layer, forming a second electrode layer on the dielectric layer, and optionally annealing the capacitor stack. Advantageously, the electrode layers are TiN, the catalytic layer is MoO2?x where x is between 0 and 2, and the physical thickness of the catalytic layer is between about 0.5 nm and about 10 nm, and the dielectric layer is ZrO2.Type: GrantFiled: January 10, 2013Date of Patent: November 12, 2013Assignee: Intermolecular, Inc.Inventors: Hanhong Chen, Sandra G. Malhotra, Hiroyuki Ode, Xiangxin Rui
-
Patent number: 8581315Abstract: To provide a semiconductor device including: plural capacitors each including a cylindrical lower electrode having an internal wall and an external wall, and an upper electrode that covers the external wall of the lower electrode via a capacitance dielectric film; and a supporting film having a buried portion buried in an internal region surrounded by the internal wall of the lower electrode, and a supporting portion a part of which is positioned within the internal region and remaining parts of which are positioned at outside of the internal region. The supporting portion sandwiches an upper end of the lower electrode at both ends of the upper end by covering the internal wall and the external wall of the upper end of the lower electrode.Type: GrantFiled: February 6, 2012Date of Patent: November 12, 2013Assignee: Elpida Memory, Inc.Inventors: Satoru Isogai, Takahiro Kumauchi
-
Patent number: 8581318Abstract: A metal oxide first electrode material for a MIM DRAM capacitor is formed wherein the first and/or second electrode materials or structures contain layers having one or more dopants up to a total doping concentration that will not prevent the electrode materials from crystallizing during a subsequent anneal step. Advantageously, the electrode doped with one or more of the dopants has a work function greater than about 5.0 eV. Advantageously, the electrode doped with one or more of the dopants has a resistivity less than about 1000 ??cm. Advantageously, the electrode materials are conductive molybdenum oxide.Type: GrantFiled: January 9, 2013Date of Patent: November 12, 2013Assignee: Intermolecular, Inc.Inventors: Hanhong Chen, Wim Deweerd, Edward L. Haywood, Sandra G. Malhotra, Hiroyuki Ode
-
Publication number: 20130292755Abstract: A method and circuit for implementing an embedded dynamic random access memory (eDRAM), and a design structure on which the subject circuit resides are provided. The embedded dynamic random access memory (eDRAM) circuit includes a stacked field effect transistor (FET) and capacitor. The capacitor is fabricated directly on top of the FET to build the eDRAM.Type: ApplicationFiled: July 8, 2013Publication date: November 7, 2013Inventors: Karl R. Erickson, David P. Paulsen, John E. Sheets, II, Kelly L. Williams
-
Patent number: 8575683Abstract: A method of fabricating a semiconductor device includes the following steps. At first, a semiconductor substrate is provided. A gate stack layer is formed on the semiconductor substrate, and the gate stack layer further includes a cap layer disposed thereon. Furthermore, two first spacers surrounding sidewalls of the gate stack layer is further formed. Subsequently, the cap layer is removed, and two second spacers are formed on a part of the gate stack layer. Afterwards, a part of the first spacers and the gate stack layer not overlapped with the two second spacers are removed to form two gate stack structures.Type: GrantFiled: May 16, 2012Date of Patent: November 5, 2013Assignee: United Microelectronics Corp.Inventor: Ping-Chia Shih
-
Patent number: 8575671Abstract: A bilayer second electrode for a MIM DRAM capacitor is formed wherein the layer of the electrode that is in contact with the dielectric layer (i.e. bottom layer) has a composition that is resistant to oxidation during subsequent anneal steps and have rutile templating capability. Examples include SnO2 and RuO2. The capacitor stack including the bottom layer is subjected to a PMA treatment to reduce the oxygen vacancies in the dielectric layer and reduce the interface states at the dielectric/second electrode interface. The other component of the bilayer (i.e. top layer) is a high work function, high conductivity metal or conductive metal compound.Type: GrantFiled: December 3, 2012Date of Patent: November 5, 2013Assignee: Intermolecular, Inc.Inventors: Hanhong Chen, Hiroyuki Ode
-
Patent number: 8575668Abstract: A semiconductor device including at least one capacitor formed in wiring levels on a silicon-on-insulator (SOI) substrate, wherein the at least one capacitor is coupled to an active layer of the SOI substrate. A method of fabricating a semiconductor structure includes forming an SOI substrate, forming a BOX layer over the SOI substrate, and forming at least one capacitor in wiring levels on the BOX layer, wherein the at least one capacitor is coupled to an active layer of the SOI substrate.Type: GrantFiled: May 26, 2011Date of Patent: November 5, 2013Assignee: International Business Machines CorporationInventors: William F. Clark, Jr., Stephen E. Luce
-
Patent number: 8574999Abstract: A method for forming a DRAM MIM capacitor stack having low leakage current involves the use of a first electrode that serves as a template for promoting the high k phase of a subsequently deposited dielectric layer. The high k dielectric layer comprises a doped material that can be crystallized after a subsequent annealing treatment. An amorphous blocking is formed on the dielectric layer. The thickness of the blocking layer is chosen such that the blocking layer remains amorphous after a subsequent annealing treatment. A second electrode layer compatible with the blocking layer is formed on the blocking layer.Type: GrantFiled: January 10, 2013Date of Patent: November 5, 2013Assignees: Intermolecular, Inc., Elpida Memory, Inc.Inventors: Sandra G. Malhotra, Hanhong Chen, Wim Y. Deweerd, Hiroyuki Ode
-
Patent number: 8574997Abstract: A method for fabricating a dynamic random access memory (DRAM) capacitor includes forming a first electrode layer, forming a catalytic layer on the first electrode layer, optionally annealing the catalytic layer, forming a dielectric layer on the catalytic layer, optionally annealing the dielectric layer, forming a second electrode layer on the dielectric layer, and optionally annealing the capacitor stack. Advantageously, the electrode layers are TiN, the catalytic layer is MoO2?x where x is between 0 and 2, and the physical thickness of the catalytic layer is between about 0.5 nm and about 10 nm, and the dielectric layer is ZrO2.Type: GrantFiled: June 6, 2011Date of Patent: November 5, 2013Assignees: Intermolecular, Inc., Elpida Memory, Inc.Inventors: Hanhong Chen, Sandra Malhotra, Hiroyuki Ode, Xiangxin Rui
-
Patent number: 8575688Abstract: A vertical-current-flow device includes a trench which includes an insulated gate and which extends down into first-conductivity-type semiconductor material. A phosphosilicate glass layer is positioned above the insulated gate and a polysilicon layer is positioned above the polysilicate glass layer. Source and body diffusions of opposite conductivity types are positioned adjacent to a sidewall of the trench. A drift region is positioned to receive majority carriers which have been injected by the source, and which have passed through the body diffusion. A drain region is positioned to receive majority carriers which have passed through the drift region. The gate is capacitively coupled to control inversion of a portion of the body region. As an alternative, a dielectric layer may be used in place of the doped glass where permanent charge is positioned in the dielectric layer.Type: GrantFiled: August 3, 2011Date of Patent: November 5, 2013Assignee: MaxPower Semiconductor, Inc.Inventors: Richard A. Blanchard, Jun Zeng
-
Patent number: 8569818Abstract: A method for forming a DRAM MIM capacitor stack having low leakage current involves the use of a first electrode that serves as a template for promoting the high k phase of a subsequently deposited dielectric layer. The high k dielectric layer comprises a doped material that can be crystallized after a subsequent annealing treatment. An amorphous blocking is formed on the dielectric layer. The thickness of the blocking layer is chosen such that the blocking layer remains amorphous after a subsequent annealing treatment. A second electrode layer compatible with the blocking layer is formed on the blocking layer.Type: GrantFiled: October 23, 2012Date of Patent: October 29, 2013Assignee: Intermolecular, Inc.Inventors: Sandra G. Malhotra, Hanhong Chen, Wim Y. Deweerd, Hiroyuki Ode
-
Patent number: 8569819Abstract: A metal oxide first electrode layer for a MIM DRAM capacitor is formed wherein the first and/or second electrode layers contain one or more dopants up to a total doping concentration that will not prevent the electrode layers from crystallizing during a subsequent anneal step. One or more of the dopants has a work function greater than about 5.0 eV. One or more of the dopants has a resistivity less than about 1000 ??cm. Advantageously, the electrode layers are conductive molybdenum oxide.Type: GrantFiled: June 11, 2013Date of Patent: October 29, 2013Assignees: Intermolecular, Inc., Elpida Memory, Inc.Inventors: Xiangxin Rui, Hiroyuki Ode
-
Patent number: 8569820Abstract: Semiconductor devices and methods of manufacture thereof are disclosed. In one embodiment, a capacitor plate includes a plurality of first parallel conductive members, and a plurality of second parallel conductive members disposed over the plurality of first parallel conductive members. A first base member is coupled to an end of the plurality of first parallel conductive members, and a second base member is coupled to an end of the plurality of second parallel conductive members. A connecting member is disposed between the plurality of first parallel conductive members and the plurality of second parallel conductive members, wherein the connecting member includes at least one elongated via.Type: GrantFiled: January 6, 2012Date of Patent: October 29, 2013Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Erwin Ruderer, Alexander Von Glasow, Philipp Riess, Erdem Kaltalioglu, Peter Baumgartner, Thomas Benetik, Helmut Horst Tews
-
Patent number: 8562868Abstract: The present invention is related to ternary metal transition metal non-oxide nano-particle compositions, methods for preparing the nano-particles, and applications relating in particular to the use of said nano-particles in dispersions, electrodes and capacitors. The nano-particle compositions of the present invention can include a precursor which includes at least one material selected from the group consisting of alkoxides, carboxylates and halides of transition metals, the material including transition metal(s) selected from the group consisting of vanadium, niobium, tantalum, tungsten and molybdenum.Type: GrantFiled: May 28, 2009Date of Patent: October 22, 2013Assignee: University of Pittsburgh—Of the Commonwealth System of Higher EducationInventors: Prashant Nagesh Kumta, Amit Paul, Prashanth Hanumantha Jampani
-
Patent number: 8563390Abstract: A semiconductor device includes capacitors connected in parallel. Electrode active portions and a discharge active portion are defined on a semiconductor substrate, and capping electrodes are disposed respectively on the electrode active portions. A capacitor-dielectric layer is disposed between each of the capping electrodes and each of the electrode active portions that overlap each other. A counter doped region is disposed in the discharge active portion. A lower interlayer dielectric covers the entire surface of the semiconductor substrate. Electrode contact plugs respectively contact the capping electrodes through the lower interlayer dielectric, and a discharge contact plug contacts the counter doped region through the lower interlayer dielectric. A lower interconnection is disposed on the lower interlayer dielectric and contacts the electrode contact plugs and the discharge contact plug.Type: GrantFiled: April 23, 2013Date of Patent: October 22, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Myoungsoo Kim, Yoonkyung Choi, Eun Young Lee, Sungil Jo
-
Patent number: 8558294Abstract: A semiconductor device includes a semiconductor substrate formed with an active element, an oxidation resistant film formed over the semiconductor substrate so as to cover the active element, a ferroelectric capacitor formed over the oxidation resistance film, the ferroelectric capacitor having a construction of consecutively stacking a lower electrode, a ferroelectric film and an upper electrode, and an interlayer insulation film formed over the oxidation resistance film so as to cover the ferroelectric capacitor, wherein there are formed, in the interlayer insulation film, a first via-plug in a first contact hole exposing the first electrode and a second via-plug in a second contact hole exposing the lower electrode, and wherein there is formed another conductive plug in the interlayer insulation film in an opening exposing the oxidation resistant film.Type: GrantFiled: May 23, 2008Date of Patent: October 15, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Naoya Sashida
-
Patent number: 8559216Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a plurality of first interconnections arranged parallel, a plurality of second interconnections arranged parallel to intersect the first interconnections, and memory cell portions respectively arranged at intersecting portions between the first and second interconnections and each configured by laminating a variable-resistance element and a diode element. The diode element has a laminated structure having a first insulating film, a conductive fine grain layer and a second insulating film. The physical film thickness of the second insulating film is greater than the first insulating film and the dielectric constant of the second insulating film is greater than the first insulating film.Type: GrantFiled: July 27, 2012Date of Patent: October 15, 2013Assignee: Kabushiki Kaisha ToshbiaInventors: Naoki Yasuda, Daisuke Matsushita, Koichi Muraoka
-
Patent number: 8552486Abstract: A plurality of metal layers includes a top metal layer. An Ultra-Thick Metal (UTM) layer is disposed over the top metal layer, wherein no additional metal layer is located between the UTM layer and the top metal layer. A Metal-Insulator-Metal (MIM) capacitor is disposed under the UTM layer and over the top metal layer.Type: GrantFiled: January 17, 2011Date of Patent: October 8, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kun-Mao Wu, Chih-Hsun Lin, Yu-Lung Yeh, Kuan-Chi Tsai
-
Patent number: 8541868Abstract: A method for forming a DRAM MIM capacitor stack having low leakage current involves the use of a first electrode that serves as a template for promoting the high k phase of a subsequently deposited dielectric layer. The high k dielectric layer comprises a doped material that can be crystallized after a subsequent annealing treatment. A metal oxide second electrode layer is formed above the dielectric layer. The metal oxide second electrode layer has a crystal structure that is compatible with the crystal structure of the dielectric layer. Optionally, a second electrode bulk layer is formed above the metal oxide second electrode layer.Type: GrantFiled: October 31, 2012Date of Patent: September 24, 2013Assignees: Intermolecular, Inc., Elpida Memory, Inc.Inventors: Sandra G. Malhotra, Hanhong Chen, Wim Y. Deweerd, Hiroyuki Ode
-
Patent number: 8541282Abstract: A method for forming a DRAM MIM capacitor stack having low leakage current involves the use of a first electrode that serves as a template for promoting the high k phase of a subsequently deposited dielectric layer. The high k dielectric layer comprises a doped material that can be crystallized after a subsequent annealing treatment. An amorphous blocking is formed on the dielectric layer. The thickness of the blocking layer is chosen such that the blocking layer remains amorphous after a subsequent annealing treatment. A second electrode layer compatible with the blocking layer is formed on the blocking layer.Type: GrantFiled: November 7, 2011Date of Patent: September 24, 2013Assignees: Intermolecular, Inc., Elpida Memory, Inc.Inventors: Sandra Malhotra, Hanhong Chen, Wim Deweerd, Hiroyuki Ode
-
Publication number: 20130240967Abstract: Disclosed are methods of forming transistors. In one embodiment, the transistors are formed by forming a plurality of elliptical bases in a substrate and forming fins form the elliptical bases. The transistors are formed within the fin such that they may be used as access devices in a memory array.Type: ApplicationFiled: May 10, 2013Publication date: September 19, 2013Applicant: Micron Technology, Inc.Inventor: Werner Juengling
-
Patent number: 8519461Abstract: Presented are device structures and methods of fabricating three-dimensional integrated circuits that include post-contact back end of line through-hole via integration for the three-dimensional integrated circuits. Another aspect of the present invention includes three-dimensional integrated circuits fabricated according to methods of the present invention.Type: GrantFiled: April 25, 2012Date of Patent: August 27, 2013Assignee: Lam Research CorporationInventors: John Boyd, Fritz Redeker, Yezdi Dordi, Hyungsuk Alexander Yoon, Shijian Li
-
Patent number: 8513723Abstract: An integrated circuit is provided that includes a fully depleted semiconductor device and a capacitor present on a semiconductor on insulator (SOI) substrate. The fully depleted semiconductor device may be a finFET semiconductor device or a planar semiconductor device. In one embodiment, the integrated circuit includes a substrate having a first device region and a second device region. The first device region of the substrate includes a first semiconductor layer that is present on a buried insulating layer. The buried insulating layer that is in the first device region is present on a second semiconductor layer of the substrate. The second device region includes the second semiconductor layer, but the first semiconductor layer and the buried insulating layer are not present in the second device region. The first device region includes the fully depleted semiconductor device. A capacitor is present in the second device region.Type: GrantFiled: January 19, 2010Date of Patent: August 20, 2013Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., Kangguo Cheng, Bruce B. Doris, Ghavam G. Shahidi
-
Patent number: 8507355Abstract: A method of manufacturing high performance metal-oxide-metal capacitor device that resolves problems with implementing high capacitance in the metal-oxide-metal region by filling with a low-k material both in the metal-oxide-metal region and the metal interconnection region, utilizing performing selective photolithography and etching of the first dielectric layer to define metal-oxide-metal (MOM for short) region, and filling the MOM region with high dielectric constant (high-k) material to realize a high performance MOM capacitor.Type: GrantFiled: December 29, 2011Date of Patent: August 13, 2013Assignee: Shanghai Huali Microelectronics CorporationInventors: Youcun Hu, Lei Li, Chaos Zhang, Feng Ji, Yuwen Chen
-
Patent number: 8497539Abstract: To realize miniaturization/high integration and increase in the amount of accumulated charges, and to give a memory structure having a high reliability. A 1 transistor 1 capacitor (1T1C) structure having 1 ferroelectric capacitor structure and 1 selection transistor every memory cell is adopted, and respective capacitor structures are disposed respectively in either one layer of interlayer insulating films of 2 layers having different heights from the surface of a semiconductor substrate.Type: GrantFiled: February 23, 2012Date of Patent: July 30, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Yoshimasa Horii
-
Patent number: 8497565Abstract: In a disclosed embodiment, a stacked capacitor (100) has bottom, middle and top metal electrode layers (141A, 141B, 141C) interleaved with dielectric layers (142A, 142B) conformally disposed within holes (140A, 140B, 140C) in a protective overcoat or backend dielectric layer (110) over a top metal layer (115) of an integrated circuit (105). A top electrode (155) contacts the top metal electrode layer (141C). A bottom electrode (150) electrically couples an isolated part of the top metal electrode layer (141C) through a bottom electrode via (165A) to a first contact node (135A) in the top metal layer (115) which is in contact with the bottom metal electrode layer (141A). A middle electrode (160) electrically couples a part of the middle metal electrode layer (141B) not covered by the top metal layer (115) through a middle electrode via (165B) to a second contact node (135B) in the top metal electrode layer (115).Type: GrantFiled: March 8, 2011Date of Patent: July 30, 2013Assignee: Texas Instruments IncorporatedInventors: Byron Lovell Willaims, Maxwell Walthour Lippitt, III, Betty Mercer, Scott Montgomery, Binghua Hu
-
Patent number: 8492822Abstract: A method for manufacturing an LC circuit, including forming a first conductive layer pattern serving as a lower electrode of a capacitor on a first interlayer insulating layer, forming a dielectric layer pattern storing electric charges on the first conductive layer pattern, forming a second conductive layer pattern serving as an upper electrode of the capacitor on the dielectric layer pattern, forming a second interlayer insulating layer on the second conductive layer pattern, forming a contact via exposing one of the first or second conductive layer pattern in the second interlayer insulating layer, and filling the contact via with a contact plug, and forming a third conductive layer pattern on the second interlayer insulating layer having the contact plug, wherein the third conductive layer pattern is electrically connected to the contact plug, and is etched in a metal interconnection type layer and functions as an inductor.Type: GrantFiled: March 9, 2010Date of Patent: July 23, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Sung Lim, Chul-Ho Chung
-
Patent number: 8487406Abstract: At least a first capacitor is formed on a substrate and connected to a first differential node of a differential circuit, and the first capacitor may be variable in capacitance. A second capacitor is formed on the substrate and connected to a second differential node of the differential circuit, and the second capacitor also may be variable. A third capacitor is connected between the first differential node and the second differential node, and is formed at least partially above the first capacitor. In this way, a size of the first capacitor and/or the second capacitor may be reduced on the substrate, and capacitances of the first and/or second capacitor(s) may be adjusted in response to a variable characteristic of one or more circuit components of the differential circuit.Type: GrantFiled: September 19, 2011Date of Patent: July 16, 2013Assignee: Broadcom CorporationInventors: Hooman Darabi, Qiang Li, Bo Zhang
-
Patent number: 8486831Abstract: A miniaturized semiconductor device is provided by reducing the design thickness of a wiring line protecting film covering the surface of a wiring layer, and reducing the distance between the wiring layer and via plugs formed by a self-aligning process. Dummy mask layers extending in the same layout pattern as the wiring layer is formed above the wiring layer covered with a protecting film composed of a cap layer and side wall layers. In the self-aligning process for forming via plugs in a self-aligned manner with the wiring layer and its protecting film, the thickness of the cap layer is reduced and the design interval between the via plugs is reduced, whereby the miniaturization of the semiconductor device is achieved.Type: GrantFiled: November 23, 2011Date of Patent: July 16, 2013Assignee: Elpida Memory, IncInventor: Hirotaka Kobayashi