With Floating Gate Electrode Patents (Class 257/315)
- With irregularities on electrode to facilitate charging or discharging of floating electrode (Class 257/317)
- Additional control electrode is doped region in semiconductor substrate (Class 257/318)
- Plural additional contacted control electrodes (Class 257/319)
- With thin insulator region for charging or discharging floating electrode by quantum mechanical tunneling (Class 257/321)
- With charging or discharging by control voltage applied to source or drain region (e.g., by avalanche breakdown of drain junction) (Class 257/322)
-
Publication number: 20140191306Abstract: Some embodiments include methods of forming vertical memory strings. A trench is formed to extend through a stack of alternating electrically conductive levels and electrically insulative levels. An electrically insulative panel is formed within the trench. Some sections of the panel are removed to form openings. Each opening has a first pair of opposing sides along the stack, and has a second pair of opposing sides along remaining sections of the panel. Cavities are formed to extend into the electrically conductive levels along the first pair of opposing sides of the openings. Charge blocking material and charge-storage material is formed within the cavities. Channel material is formed within the openings and is spaced from the charge-storage material by gate dielectric material. Some embodiments include semiconductor constructions, and some embodiments include methods of forming vertically-stacked structures.Type: ApplicationFiled: January 7, 2013Publication date: July 10, 2014Applicant: Micron Technology, Inc.Inventor: John D. Hopkins
-
Patent number: 8772107Abstract: A nonvolatile semiconductor memory transistor included in a nonvolatile semiconductor memory includes an island-shaped semiconductor having a source region, a channel region, and a drain region formed in this order from the substrate side, a hollow pillar-shaped floating gate arranged so as to surround the outer periphery of the channel region in such a manner that a tunnel insulating film is interposed between the floating gate and the channel region, and a hollow pillar-shaped control gate arranged so as to surround the outer periphery of the floating gate in such a manner that an inter-polysilicon insulating film is interposed between the control gate and the floating gate. The inter-polysilicon insulating film is arranged so as to be interposed between the floating gate and the upper, lower, and inner side surfaces of the control gate.Type: GrantFiled: September 23, 2013Date of Patent: July 8, 2014Assignee: Unisantis Electronics Singapore Pte Ltd.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 8772852Abstract: Provided is a nonvolatile memory device including a common source. The device includes a first active region crossing a second active region, a common source disposed in the second active region, and a source conductive line disposed on the common source in parallel to the common source. The source conductive line is electrically connected to the common source.Type: GrantFiled: December 4, 2008Date of Patent: July 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Soo Kim, Keon-Soo Kim
-
Patent number: 8772855Abstract: Embodiments of a semiconductor device including a resistor and a method of fabricating the same are provided. The semiconductor device includes a mold pattern disposed on a semiconductor substrate to define a trench, a resistance pattern including a body region and first and second contact regions, wherein the body region covers the bottom and sidewalls of the trench, the first and second contact regions extend from the extending from the body region over upper surfaces of the mold pattern, respectively; and first and second lines contacting the first and second contact regions, respectively.Type: GrantFiled: September 15, 2010Date of Patent: July 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Yoonmoon Park, Keonsoo Kim, Jinhyun Shin, Jae-Hwang Sim
-
Patent number: 8772857Abstract: A vertical memory device includes a channel, a ground selection line (GSL), word lines and a string selection line (SSL). The channel extends in a first direction substantially perpendicular to a top surface of a substrate, and a thickness of the channel is different according to height. The GSL, the word lines and the SSL are sequentially formed on a sidewall of the channel in the first direction and spaced apart from each other.Type: GrantFiled: August 30, 2011Date of Patent: July 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Byeong-In Choe, Jae-Hoon Jang, Sun-Il Shim, Han-Soo Kim, Jin-Man Han
-
Patent number: 8772854Abstract: A device includes an active region and a coupling capacitor. The capacitor includes a first floating gate as an upper capacitor plate of the coupling capacitor, and a doped semiconductor region as a lower capacitor plate of the coupling capacitor. The doped semiconductor region includes a surface portion at a surface of the active region, and a sidewall portion lower than a bottom surface of the surface portion. The sidewall portion is on a sidewall of the active region. A capacitor insulator is disposed between the upper capacitor plate and the lower capacitor plate. The capacitor insulator includes an upper portion, and a sidewall portion lower than a bottom surface of the upper portion.Type: GrantFiled: April 2, 2012Date of Patent: July 8, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Hung Fu, Chun-Yao Ko, Tuo-Hsin Chien, Ting-Chen Hsu
-
Patent number: 8772853Abstract: A Graphene Flash Memory (GFM) device is disclosed. In general, the GFM device includes a number of memory cells, where each memory cell includes a graphene channel, a graphene storage layer, and a graphene electrode. In one embodiment, by using a graphene channel, graphene storage layer, and graphene electrode, the memory cells of the GFM device are enabled to be scaled down much more than memory cells of a conventional flash memory device. More specifically, in one embodiment, the GFM device has a feature size less than 25 nanometers, less than or equal to 20 nanometers, less than or equal to 15 nanometers, less than or equal to 10 nanometers, or less than or equal to 5 nanometers.Type: GrantFiled: July 12, 2011Date of Patent: July 8, 2014Assignee: The Regents of the University of CaliforniaInventors: Augustin J. Hong, Ji-Young Kim, Kang-Lung Wang
-
Publication number: 20140183613Abstract: Methods and apparatuses for electronic devices such as non-volatile memory devices are described. The memory devices include a multi-layer control dielectric, such as a double or triple layer. The multi-layer control dielectric includes a combination of high-k dielectric materials such as aluminum oxide, hafnium oxide, and/or hybrid films of hafnium aluminum oxide. The multi-layer control dielectric provides enhanced characteristics, including increased charge retention, enhanced memory program/erase window, improved reliability and stability, with feasibility for single or multi state (e.g., two, three or four bit) operation.Type: ApplicationFiled: January 24, 2014Publication date: July 3, 2014Applicant: SanDisk CorporationInventor: Jian Chen
-
Publication number: 20140183612Abstract: A nonvolatile memory structure includes a semiconductor substrate having thereon a first oxide define (OD) region, a second OD region and a third OD region arranged in a row. The first, second, and third OD regions are separated from one another by an isolation region. The isolation region includes a first intervening isolation region between the first OD region and the second OD region, and a second intervening isolation region between the second OD region and the third OD region. A select gate transistor is formed on the first OD region. A floating gate transistor is formed on the second OD region. The floating gate transistor is serially coupled to the select gate transistor. The floating gate transistor includes a floating gate that is completely overlapped with the underlying second OD region and is partially overlapped with the first and second intervening isolation regions.Type: ApplicationFiled: July 17, 2013Publication date: July 3, 2014Inventors: Wei-Ren Chen, Te-Hsun Hsu, Chih-Hsin Chen
-
Patent number: 8766350Abstract: A semiconductor device according to an embodiment, includes a plurality of gate structures; a first dielectric film; and a second dielectric film. The first dielectric film crosslinks adjacent gate structures of the plurality of gate structures so as to form a cavity each above and below in a position between the adjacent gate structures. The second dielectric film is formed as if to cover the cavity above the first dielectric film between the adjacent gate structures.Type: GrantFiled: August 15, 2012Date of Patent: July 1, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Osamu Arisumi, Toshihiko Iinuma
-
Patent number: 8766349Abstract: The present invention relates to a semiconductor device, a memory array and a fabrication method thereof, and more particularly to a semiconductor device having a stacked array structure (referred to as a STAR structure: a STacked ARray structure) applicable to not only a switch device but also a memory device, a NAND flash memory array using the same as a memory device and a fabrication method thereof.Type: GrantFiled: December 22, 2009Date of Patent: July 1, 2014Assignee: Seoul National University R&DB FoundationInventors: Byung Gook Park, Jang Gn Yun, Il Han Park
-
Patent number: 8766351Abstract: According to one embodiment, a columnar semiconductor, a floating gate electrode formed on a side surface of the columnar semiconductor via a tunnel dielectric film, and a control gate electrode formed to surround the floating gate electrode via a block dielectric film are provided.Type: GrantFiled: May 20, 2011Date of Patent: July 1, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Imamura, Yoshiaki Fukuzumi, Hideaki Aochi, Masaru Kito, Tomoko Fujiwara, Kaori Kawasaki, Ryouhei Kirisawa
-
Patent number: 8766348Abstract: A non-volatile semiconductor memory device comprises a semiconductor substrate and a plurality of gate structures formed on a cell region of the semiconductor substrate. The plurality of gate structures include a first select-gate and a second select-gate disposed on the cell region, the first select-gate and the second select-gate spaced apart from each other. A plurality of cell gate structures are disposed between the first select-gate and the second select-gate. The first select-gate and an adjacent cell gate structure have no air gap defined therebetween. At least a pair of adjacent cell gate structures have an air gap defined therebetween.Type: GrantFiled: December 21, 2011Date of Patent: July 1, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Kyung Kim, Woosung Choi
-
Patent number: 8765572Abstract: A method of fabricating a semiconductor device, in which an interference effect between word lines is substantially reduced or eliminated, includes forming a plurality of gate patterns on a substrate; forming a first insulating layer between the gate patterns, the first insulating layer filling a region between the gate patterns; etching the first insulating layer to remove a portion of the first insulating layer to a predetermined depth; and forming a second insulating layer on the gate patterns and the first insulating layer. A low-dielectric-constant material is formed between the gate patterns.Type: GrantFiled: June 24, 2011Date of Patent: July 1, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-lack Choi, Chang-hyun Cho, Seung-pil Chung, Hyun-seok Jang, Du-heon Song, Jung-dal Choi
-
Patent number: 8765550Abstract: In an embodiment of the invention, a method of fabricating a floating-gate NMOSFET (n-type metal-oxide semiconductor field-effect transistor) is disclosed. A silicide blocking layer (e.g. oxide, nitride) is used not only to block areas from being silicided but to also form an insulator on top of a poly-silicon gate. The insulator along with a top electrode (control gate) forms a capacitor on top of the poly-silicon gate. The poly-silicon gate also serves as the bottom electrode of the capacitor. The capacitor can then be used to capacitively couple charge to the poly-silicon gate. Because the poly-silicon gate is surrounded by insulating material, the charge coupled to the poly-silicon gate may be stored for a long period of time after a programming operation.Type: GrantFiled: February 6, 2012Date of Patent: July 1, 2014Assignee: Texas Instruments IncorporatedInventors: Shanjen Pan, Alan T. Mitchell, Jack G. Qian
-
Patent number: 8767462Abstract: The nonvolatile memory device may include a substrate including a first region and a second region. A string line group may be disposed on the substrate in the first region, and a bias interconnection group may be disposed above the substrate in the second region. The bias interconnection group may include a string select bias interconnection, cell bias interconnections, and a ground select bias interconnection, which may be respectively electrically connected to a string select line, word lines, and a ground select line of the string line group. The string select bias interconnection may be disposed between the ground select bias interconnection and the cell bias interconnections of the bias interconnection group.Type: GrantFiled: March 23, 2011Date of Patent: July 1, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-Sun Yun
-
Publication number: 20140177336Abstract: This technology provides a non-volatile memory device and a method of manufacturing the same, which may prevent an over-erase phenomenon and also increase the degree of integration, In an aspect, the non-volatile memory device includes a select gate formed over a substrate, a plurality of floating gates laterally formed with respect to the select gate and spaced apart from each other, to be independently programmable, and a plurality of junctions formed in the substrate and arranged to be controllable by the respective floating gates.Type: ApplicationFiled: March 15, 2013Publication date: June 26, 2014Applicant: SK HYNIX INC.Inventor: Young-Jun KWON
-
Patent number: 8759899Abstract: An integrated circuit device includes a substrate including a first region and a second region. A pit is formed in the first region. A stack of active layers alternating with insulating layers is deposited in the pit. The stack includes a particular insulating layer. The particular insulating layer has a first thickness, where a sum of the first thickness, thickness of active layers, and thicknesses of other insulating layers is essentially equal to a depth of the pit. The first thickness is different than the thicknesses of the other insulating layers by an amount within a range of process variations for the depth of the pit, for the thicknesses of the active layers, and for the thicknesses of other insulating layers. The device includes a planarized surface over the first and second regions, where an uppermost one of the active layers has a top surface below the planarized surface.Type: GrantFiled: January 11, 2013Date of Patent: June 24, 2014Assignee: Macronix International Co., Ltd.Inventors: Hang-Ting Lue, Yi-Hsuan Hsiao, Shih-Hung Chen, Yen-Hao Shih
-
Patent number: 8759910Abstract: A semiconductor power device with trenched floating gates having thick bottom oxide as termination is disclosed. The gate charge is reduced by forming a HDP oxide layer padded by a thermal oxide layer on trench bottom and a top surface of mesa areas between adjacent trenched gates. Therefore, only three masks are needed to achieve the device structure.Type: GrantFiled: July 29, 2013Date of Patent: June 24, 2014Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 8759895Abstract: Methods of forming multi-tiered semiconductor devices are described, along with apparatus and systems that include them. In one such method, an opening is formed in a tier of semiconductor material and a tier of dielectric. A portion of the tier of semiconductor material exposed by the opening is processed so that the portion is doped differently than the remaining semiconductor material in the tier. At least substantially all of the remaining semiconductor material of the tier is removed, leaving the differently doped portion of the tier of semiconductor material as a charge storage structure. A tunneling dielectric is formed on a first surface of the charge storage structure and an intergate dielectric is formed on a second surface of the charge storage structure. Additional embodiments are also described.Type: GrantFiled: February 25, 2011Date of Patent: June 24, 2014Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, John K. Zahurak
-
Patent number: 8759944Abstract: Memory cell structures, including PSOIs, NANDs, NORs, FinFETs, etc., and methods of fabrication have been described that include a method of epitaxial silicon growth. The method includes providing a silicon layer on a substrate. A dielectric layer is provided on the silicon layer. A trench is formed in the dielectric layer to expose the silicon layer, the trench having trench walls in the <100> direction. The method includes epitaxially growing silicon between trench walls formed in the dielectric layer.Type: GrantFiled: May 21, 2013Date of Patent: June 24, 2014Assignee: Micron Technology, Inc.Inventors: David H. Wells, Du Li
-
Patent number: 8759898Abstract: A non-volatile memory including at least first and second memory cells each including a storage MOS transistor with dual gates and an insulation layer provided between the two gates. The insulation layer of the storage transistor of the second memory cell includes at least one portion that is less insulating than the insulation layer of the storage transistor of the first memory cell.Type: GrantFiled: May 12, 2009Date of Patent: June 24, 2014Assignee: STMicroelectronics S.A.Inventor: Pascal Fornara
-
Publication number: 20140167130Abstract: The present invention provides an EEPROM core structure embedded into BCD process and forming method thereof. The EEPROM core structure embedded into BCD process comprises a selection transistor and a storage transistor connected in series, wherein the selection transistor is an LDNMOS transistor. The present invention may embed the procedure for forming the EEPROM core structure into the BCD process, which is favorable to reduce the complexity of the process.Type: ApplicationFiled: January 19, 2012Publication date: June 19, 2014Inventor: Jianhua Liu
-
Patent number: 8754465Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate, a tunnel insulating film on the semiconductor substrate, a first floating gate electrode on the tunnel insulating film, an inter-floating gate insulating film on the first floating gate electrode, a second floating gate electrode on the inter-floating gate insulating film, an inter-electrode insulating film on the second floating gate electrode, and a control gate electrode on the inter-electrode insulating film. The inter-floating gate insulating film includes a main insulating film, and a first fixed charge layer between the main insulating film and the second floating gate electrode and having negative fixed charges.Type: GrantFiled: September 5, 2012Date of Patent: June 17, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Motoyuki Sato
-
Patent number: 8748966Abstract: A three dimensional non-volatile memory structure includes a plurality of interlayer dielectric layers and a plurality of control gates alternately stacked over a substrate, a channel formed to penetrate the plurality of interlayer dielectric layers and the plurality of control gates, a tunnel insulating layer formed to surround the channel, a plurality of floating gates disposed between the plurality of interlayer dielectric layers and the tunnel insulating layer, wherein the plurality of floating gates each have a thickness greater than a corresponding one of the interlayer dielectric layers, and a charge blocking layer disposed between the plurality of control gates and the plurality of floating gates.Type: GrantFiled: October 13, 2011Date of Patent: June 10, 2014Assignee: Hynix Semiconductor Inc.Inventors: Sung Jin Whang, Kwon Hong, Ki Hong Lee
-
Patent number: 8750041Abstract: A non-volatile memory including one or more EEPROM cell pairs. Each EEPROM cell pair includes three transistors and stores two data bits, effectively providing a 1.5 transistor EEPROM cell. An EEPROM cell pair includes a first non-volatile memory transistor connected to a first bit line, a second non-volatile memory transistor connected to a second bit line, and a source access transistor coupled to common source line. The source access transistor includes: a first diffusion region continuous with a source region of the first non-volatile memory transistor and a second diffusion region continuous with a source region of the second non-volatile memory transistor.Type: GrantFiled: February 2, 2012Date of Patent: June 10, 2014Assignee: Semiconductor Components Industries, LLCInventors: Sorin S. Georgescu, A. Peter Cosmin, George Smarandoiu
-
Patent number: 8748964Abstract: Memory cells including a charge storage structure having a gettering agent therein can be useful for non-volatile memory devices. Providing for gettering of oxygen from a charge-storage material of the charge storage structure can facilitate a mitigation of detrimental oxidation of the charge-storage material.Type: GrantFiled: October 22, 2010Date of Patent: June 10, 2014Assignee: Micron Technology, Inc.Inventors: Rhett T. Brewer, Durai V. Ramaswamy
-
Patent number: 8748965Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a memory cell transistor obtained by sequentially stacking the gate insulation film, the floating gate electrode, the interelectrode insulation film, and the control gate electrode over the channel semiconductor layer. The control gate electrode has a structure obtained by sequentially stacking the semiconductor film, the silicide phase-change suppressing layer, and the silicide film. In addition, the silicide phase-change suppressing layer includes a polycrystalline silicon film in which at least one of C, F, and N is doped in a concentration range of 1×1020 to 5×1021 [atom/cm3].Type: GrantFiled: August 3, 2011Date of Patent: June 10, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Nagashima, Junya Fujita, Hideyuki Yamawaki, Masahiro Kiyotoshi, Hisataka Meguro
-
Patent number: 8750037Abstract: A non-volatile memory device (and method of manufacture) is disclosed and structured to enable a write operation using an ionization impact process in a first portion of the device and a read operation using a tunneling process in a second portion of the device. The non-volatile memory device (1) increases hot carrier injection efficiency, (2) decreases power consumption, and (3) enables voltage and device scaling in the non-volatile memory devices.Type: GrantFiled: June 16, 2009Date of Patent: June 10, 2014Assignee: Globalfoundries Singapore PTE. Ltd.Inventors: Eng Huat Toh, Chung Foong Tan, Shyue Seng Tan, Jae Gon Lee, Elgin Quek
-
Publication number: 20140151777Abstract: Provided are a semiconductor memory device and a method of fabricating the same, the semiconductor memory device may include a semiconductor substrate with a first trench defining active regions in a first region and a second trench provided in a second region around the first region, a gate electrode provided on the first region to cross the active regions, a charge storing pattern disposed between the gate electrode and the active regions, a blocking insulating layer provided between the gate electrode and the charge storing pattern and extending over the first trench to define a first air gap in the first trench, and an insulating pattern provided spaced apart from a bottom surface of the second trench to define a second air gap in the second trench.Type: ApplicationFiled: December 4, 2013Publication date: June 5, 2014Inventors: Jae-Hwang Sim, Jinhyun Shin, Jong-Min Lee
-
Publication number: 20140151776Abstract: Methods of forming, devices, and apparatus associated with a vertical memory cell are provided. One example method of forming a vertical memory cell can include forming a semiconductor structure over a conductor line. The semiconductor structure can have a first region that includes a first junction between first and second doped materials. An etch-protective material is formed on a first pair of sidewalls of the semiconductor structure above the first region. A volume of the first region is reduced relative to a body region of the semiconductor structure in a first dimension.Type: ApplicationFiled: November 26, 2013Publication date: June 5, 2014Applicant: Micron Technology, Inc.Inventors: Kurt D. Beigel, Sanh D. Tang
-
Patent number: 8742481Abstract: Apparatuses, such as memory devices, memory cell strings, and electronic systems, and methods of forming such apparatuses are shown. One such apparatus includes a channel region that has a minority carrier lifetime that is lower at one or more end portions, than in a middle portion. Other apparatuses and methods are also disclosed.Type: GrantFiled: August 16, 2011Date of Patent: June 3, 2014Assignee: Micron Technology, Inc.Inventors: Paolo Tessariol, Aurelio Giancarlo Mauri, Akira Goda, Yijie Zhao
-
Patent number: 8742486Abstract: An embodiment of the present invention is directed to a memory cell. The memory cell includes a first trench formed in a semiconductor substrate and a second trench formed in said semiconductor substrate adjacent to said first trench. The first trench and the second trench each define a first side wall and a second sidewall respectively. The memory cell further includes a first storage element formed on the first sidewall of the first trench and a second storage element formed on the second sidewall of the second trench.Type: GrantFiled: February 5, 2007Date of Patent: June 3, 2014Assignee: Spansion, LLCInventors: Wei Zheng, Chi Chang, Unsoon Kim
-
Patent number: 8735964Abstract: An apparatus is provided which includes an array of impurity ions disposed in an insulating region, a semiconductor region adjacent to the insulating region, an array of electrometers arranged to detect charge carriers in the semiconductor region and an array of sets of at least one control gate configured to apply an electric field to the insulating region and semiconductor region. Each control gate is operable to cause at least one charge carrier in the semiconducting material region to bind to the impurity ion without the at least one charge carrier leaving the semiconductor material region. The electrometers are operable to detect whether the at least one charge carrier is bound to the impurity ion.Type: GrantFiled: October 12, 2010Date of Patent: May 27, 2014Assignee: Hitachi, Ltd.Inventor: Thierry Ferrus
-
Patent number: 8735969Abstract: A semiconductor structure and a manufacturing method thereof are provided. The semiconductor structure includes a stacked structure, a plurality of first conductive blocks, a plurality of first conductive layers, a plurality of second conductive layers, and a plurality of conductive damascene structures. The stacked structure, comprising a plurality of conductive strips and a plurality of insulating strips, is formed on a substrate, and the conductive strips and the insulating strips are interlaced. The first conductive blocks are formed on the stacked structure. The first conductive layers and the second conductive layers are formed on two sidewalls of the stacked structure, respectively. The conductive damascene structures are formed on two sides of the stacked structure, wherein each of the first conductive blocks is electrically connected to each of the conductive damascene structures via each of the first conductive strips and each of the second conductive strips.Type: GrantFiled: November 7, 2012Date of Patent: May 27, 2014Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, Yen-Hao Shih, Shih-Chang Tsai
-
Patent number: 8735959Abstract: A device includes a substrate; a shallow trench isolation (STI) region located in the substrate, the STI region comprising an STI material, and further comprising a recess in the STI material, the recess having a bottom and sides; a floating gate, wherein a portion of the floating gate is located on a side of the recess in the STI region and is separated from the substrate by a portion of the STI material; and a gate dielectric layer located over the floating gate, and a control gate located over the gate dielectric layer, wherein a portion of the control gate is located in the recess.Type: GrantFiled: November 14, 2013Date of Patent: May 27, 2014Assignee: International Business Machines CorporationInventor: Erwan Dornel
-
Patent number: 8735958Abstract: A blocking semiconductor layer minimizes penetration of implant species into a semiconductor layer beneath the blocking semiconductor layer. The blocking semiconductor layer may have grains with relatively fine or small grain sizes and/or may have a dopant in a relatively low concentration to minimize penetration of implant species into the semiconductor layer beneath the blocking semiconductor layer.Type: GrantFiled: December 27, 2012Date of Patent: May 27, 2014Assignee: Macronix International Co., Ltd.Inventors: Chun Ling Chiang, Wen-Ming Chang, Chun-Ming Cheng, Ling-Wuu Yang, Kuang-Chao Chen
-
Patent number: 8735945Abstract: A semiconductor device includes a transistor array including a plurality of transistors each having a gate electrode extended in a first direction, the plurality of transistors being arranged in a second direction intersecting the first direction, and a pad electrode arranged in the first direction of the transistor array and electrically connected to source regions of the plurality of transistors.Type: GrantFiled: September 2, 2011Date of Patent: May 27, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Masashi Shima, Kaoru Saigoh, Nobuhiro Misawa, Takao Sasaki
-
Publication number: 20140138755Abstract: A non-volatile programmable memory cell suitable for use in a programmable logic array includes a non-volatile MOS transistor of a first conductivity type in series with a volatile MOS transistor of a second conductivity type. The non-volatile MOS transistor may be a floating gate transistor, such as a flash transistor, or may be another type of non-volatile transistor such as a floating charge-trapping SONOS, MONOS transistor, or a nano-crystal transistor. A volatile MOS transistor, an inverter, or a buffer may be driven by coupling its gate or input to the common connection between the non-volatile MOS transistor and the volatile MOS transistor.Type: ApplicationFiled: January 15, 2014Publication date: May 22, 2014Applicant: Microsemi SoC CorporationInventors: Fethi Dhaoui, John McCollum, Frank Hawley, Leslie Richard Wilkinson
-
Publication number: 20140138756Abstract: Provided are three-dimensional nonvolatile memory devices and methods of fabricating the same. The memory devices include semiconductor pillars penetrating interlayer insulating layers and conductive layers alternately stacked on a substrate and electrically connected to the substrate and floating gates selectively interposed between the semiconductor pillars and the conductive layers. The floating gates are formed in recesses in the conductive layers.Type: ApplicationFiled: January 27, 2014Publication date: May 22, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: Byoungkeun Son, Hansoo Kim, Jinho Kim, Kihyun Kim
-
Patent number: 8729620Abstract: It is an object to provide a nonvolatile semiconductor memory device having excellent writing property and charge-retention property. A semiconductor layer including a channel forming region between a pair of impurity regions which are formed to be apart from each other is provided. In an upper layer portion thereof, a first insulating layer, a floating gate, a second insulating layer, and a control gate are provided. The floating gate has at least a two-layer structure, and a first layer in contact with the first insulating layer preferably has a band gap smaller than that of the semiconductor layer. Furthermore, by setting an energy level at the bottom of the conduction band of the floating gate lower than that of the channel forming region of the semiconductor layer, injectability of carriers and a charge-retention property can be improved.Type: GrantFiled: March 20, 2007Date of Patent: May 20, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yoshinobu Asami, Tamae Takano, Makoto Furuno
-
Patent number: 8722489Abstract: A method of fabricating a non-volatile memory is provided. A tunneling dielectric layer and a first patterned conductive layer are sequentially formed on a substrate. A patterned inter-gate dielectric layer and a second patterned conductive layer are stacked on a first surface of the first patterned conductive layer, and a second surface of the first patterned conductive layer is exposed. The second surface is adjacent to the first surface. The substrate is covered by a passivation layer, and a first sidewall of the first patterned conductive layer is exposed. A recess is formed on the first sidewall of the first patterned conductive layer, such that the first sidewall has a sharp corner. A portion of the passivation layer on the second surface is removed, such that the sharp corner of the first patterned conductive layer is exposed.Type: GrantFiled: March 15, 2013Date of Patent: May 13, 2014Assignee: Powerchip Technology CorporationInventors: Cheng-Yuan Hsu, Chun-Hsiao Li
-
Patent number: 8722490Abstract: A method of making a non-volatile MOS semiconductor memory device includes a formation phase, in a semiconductor material substrate, of isolation regions filled by field oxide and of memory cells separated each other by said isolation regions The memory cells include an electrically active region surmounted by a gate electrode electrically isolated from the semiconductor material substrate by a first dielectric layer; the gate electrode includes a floating gate defined. simultaneously to the active electrically region. A formation phase of said floating gate exhibiting a substantially saddle shape including a concavity is proposed.Type: GrantFiled: August 26, 2011Date of Patent: May 13, 2014Assignee: Micron Technology, Inc.Inventors: Giorgio Servalli, Daniela Brazzelli
-
Publication number: 20140124847Abstract: Semiconductor devices and methods for manufacturing the same are disclosed. In one aspect, the method comprises forming a first shielding layer on a substrate, and forming one of source and drain regions with the first shielding layer as a mask. Then, forming a second shielding layer on the substrate, and forming the other of the source and drain regions with the second shielding layer as a mask. Then, removing a portion of the second shielding layer which is next to the other of the source and drain regions. Lastly, forming a first gate dielectric layer, a floating gate layer, and a second gate dielectric layer, and forming a gate conductor as a spacer on a sidewall of a remaining portion of the second shielding layer.Type: ApplicationFiled: January 9, 2014Publication date: May 8, 2014Inventors: Huilong Zhu, Qingqing Liang, Huicai Zhong
-
Patent number: 8716779Abstract: A flash memory device includes an active region, drain contacts, a source contact line, and source contacts. The active regions are formed on a substrate extend at least from a source region to a drain region of the substrate. The drain contacts are formed over the active regions in the drain region. The source contact line is formed in the source region of the semiconductor substrate. The source contact line intersects the active regions and is continuously line-shaped. The source contact line includes source contacts formed at locations where the source contact line and the active regions intersect. The source contacts are zigzag-shaped and are separated from corresponding drain contacts by a given distance.Type: GrantFiled: December 29, 2009Date of Patent: May 6, 2014Assignee: Hynix Semiconductor Inc.Inventors: Mi Hye Kim, Dong Sook Chang
-
Patent number: 8716084Abstract: A method of forming a memory array includes forming a dielectric over a semiconductor, forming a charge-storage structure over the dielectric, forming an isolation region through the dielectric and the charge-storage structure and extending into the semiconductor, recessing the isolation region to a level below a level of an upper surface of the dielectric and at or above a level of an upper surface of the semiconductor, forming an access line over the charge-storage structure and the recessed isolation region, and forming an air gap over the recessed isolation region so that the air gap passes through the charge-storage structure, so that the air gap extends to and terminates at a bottom surface of the access line, and so that the entire air gap is between the bottom surface of the access line and the upper surface of the semiconductor.Type: GrantFiled: May 24, 2013Date of Patent: May 6, 2014Assignee: Micron Technology, Inc.Inventors: Andrew Bicksler, Christopher J. Larsen
-
Patent number: 8716780Abstract: A memory device includes a planar substrate, a plurality of horizontal conductive planes above the planar substrate, and a plurality of horizontal insulating layers interleaved with the plurality of horizontal conductive planes. An array of vertical conductive columns, perpendicular to the pluralities of conductive planes and insulating layers, passes through apertures in the pluralities of conductive planes and insulating layers. The memory device includes a plurality of programmable memory elements, each of which couples one of the horizontal conductive planes to a respective vertical conductive column.Type: GrantFiled: August 26, 2010Date of Patent: May 6, 2014Assignee: Rambus Inc.Inventors: Mark D. Kellam, Gary B. Bronner
-
Patent number: 8710494Abstract: The organic memory device is a double-gate transistor that successively comprises a first gate electrode, a first gate dielectric, an organic semi-conductor material, a second gate dielectric and a second gate electrode. Source and drain electrodes are arranged in the organic semiconductor material and define an inter-electrode surface. A trapping area is arranged between the organic semiconductor material and one of the gate electrodes and is in electric contact with one of the gate electrodes or the organic semi-conductor material. The trapping area is at least facing the inter-electrode surface.Type: GrantFiled: September 30, 2010Date of Patent: April 29, 2014Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Romain Gwoziecki, Mohamed Benwadih, Philippe Coronel, Stéphanie Jacob
-
Patent number: 8709887Abstract: A method of fabricating a gate dielectric layer. The method includes: providing a substrate; forming a silicon dioxide layer on a top surface of the substrate; performing a plasma nitridation in a reducing atmosphere to convert the silicon dioxide layer into a silicon oxynitride layer. The dielectric layer so formed may be used in the fabrication of MOSFETs.Type: GrantFiled: July 16, 2007Date of Patent: April 29, 2014Assignee: International Business Machines CorporationInventors: Jay S. Burnham, James S. Nakos, James J. Quinlivan, Bernie Roque, Jr., Steven M. Shank, Beth A. Ward
-
Patent number: 8710553Abstract: An integrated circuit includes a substrate. The substrate includes diffusion lines. The diffusion lines include impurities diffused into the substrate. A signal line layer includes first signal lines. A first metal layer includes second signal lines. The second signal lines include a first metallic material. A second metal layer includes third signal lines. The third signal lines include a second metallic material. First contacts connect the diffusion lines to (i) a first set of the second signal lines, or (ii) a first set of the third signal lines. Second contacts connect a first set of the first signal lines to a second set of the third signal lines. Each signal line in a first set of the second signal lines includes first portions and second portions. The first portions extend towards and are not connected to the second contacts. The first portions are not parallel to the second portions.Type: GrantFiled: July 3, 2013Date of Patent: April 29, 2014Assignee: Marvell International Ltd.Inventors: Qiang Tang, Min She, Ken Liao