With Floating Gate Electrode Patents (Class 257/315)
- With irregularities on electrode to facilitate charging or discharging of floating electrode (Class 257/317)
- Additional control electrode is doped region in semiconductor substrate (Class 257/318)
- Plural additional contacted control electrodes (Class 257/319)
- With thin insulator region for charging or discharging floating electrode by quantum mechanical tunneling (Class 257/321)
- With charging or discharging by control voltage applied to source or drain region (e.g., by avalanche breakdown of drain junction) (Class 257/322)
-
Publication number: 20150076585Abstract: A memory device includes a stack of material layers with a plurality of NAND strings extending through the stack, and a trench through the stack with a pair of sidewalls defining a width of the trench that is substantially constant or decreases from the top of the trench to a first depth and increases between a first depth and a second depth that is closer to the bottom of the trench than the first depth and the trench has an insulating material covering at least the trench sidewalls. Further embodiments include a memory device including a stack of material layers and an active memory cell region defined between a pair of trenches, and within the active region the stack comprises alternating layers of a first material and a second material, and outside of the active region the stack comprises alternating layers of the first material and a third material.Type: ApplicationFiled: April 29, 2014Publication date: March 19, 2015Applicant: SanDisk Technologies, Inc.Inventors: Jayavel Pachamuthu, Johann Alsmeier, Raghuveer S. Makala, Yao-Sheng Lee
-
Publication number: 20150076584Abstract: A memory device and a method of fabricating a memory device that includes forming a protrusion over a substrate, an etch stop layer over the protrusion, and a stack of alternating material layers over the etch stop layer. The method further includes etching the stack to the etch stop layer to form a memory opening having a first width dimension proximate to the etch stop layer, etching the etch stop layer to provide a void area between the protrusion and a bottom of the memory opening, where the void area has a second width dimension that is larger than the first width dimension, forming a memory film over a sidewall of the memory opening and within the void area over the top surface of the protrusion, etching the memory film to expose the protrusion, and forming a semiconductor channel in the memory opening that is electrically coupled to the protrusion.Type: ApplicationFiled: March 25, 2014Publication date: March 19, 2015Inventors: Jayavel Pachamuthu, Johann Alsmeier, Raghuveer S. Makala, Yao-Sheng Lee
-
Patent number: 8981454Abstract: The present application discloses a non-volatile memory device, comprising a semiconductor fin on an insulating layer; a channel region at a central portion of the semiconductor fin; source/drain regions on both sides of the semiconductor fin; a floating gate arranged at a first side of the semiconductor fin and extending in a direction further away from the semiconductor fin; and a first control gate arranged on top of the floating gate or covering top and sidewall portions of the floating gate. The non-volatile memory device reduces a short channel effect, has an increased memory density, and is cost effective.Type: GrantFiled: September 25, 2010Date of Patent: March 17, 2015Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huilong Zhu, Haizhou Yin, Zhijiong Luo
-
Patent number: 8981567Abstract: A device includes a substrate with a recess, having a bottom and sides, extending into the substrate from the substrate's upper surface. The sides include first and second sides oriented transversely to one another. A stack of alternating active and insulating layers overlie the substrate's surface and the recess. At least some of the active layers have an upper and lower portions extending along upper and lower planes over and generally parallel to the upper surface and to the bottom, respectively. The active layers have first and second upward extensions positioned along the first and second sides to extend from the lower portions of their respective active layers. Conductive strips adjoin the second upward extensions of the said active layers. The conductive strips can comprise sidewall spacers on the sides of the second upward extensions, the conductive strips connected to overlying conductors by interlayer conductors.Type: GrantFiled: July 23, 2013Date of Patent: March 17, 2015Assignee: Macronix International Co., Ltd.Inventors: Chih-Wei Hu, Teng-Hao Yeh
-
Patent number: 8981449Abstract: A method of forming a semiconductor device that includes providing a logic device on a semiconductor on insulating layer of a transfer substrate. The transfer substrate may further include a dielectric layer and a first handle substrate. A second handle substrate may be contacted to the semiconductor on insulating layer of the transfer substrate that includes logic device. The first handle substrate may be removed to expose the dielectric layer. A memory device can then be formed on the dielectric layer. Interconnect wiring can then be formed connecting the logic device with the memory device.Type: GrantFiled: September 17, 2013Date of Patent: March 17, 2015Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Bahman Hekmatshoar-Tabari, Ali Khakifirooz, Ghavam G. Shahidi, Davood Shahrjerdi
-
Patent number: 8981450Abstract: A semiconductor device includes conductive layers and interlayer insulating layers stacked alternately with each other, at least one first channel layer passing through the conductive layers and the interlayer insulating layers, at least one second channel layer coupled to the first channel layers and passing through the conductive layers and the interlayer insulating layers, a first insulating layer interposed between the at least one first channel layer and the conductive layers, and a second insulating layer interposed between the at least one second channel layer and the conductive layers and having a higher nitrogen concentration than the first insulating layer.Type: GrantFiled: December 18, 2012Date of Patent: March 17, 2015Assignee: SK Hynix Inc.Inventor: Dae Gyu Shin
-
Patent number: 8981455Abstract: In accordance with an embodiment, a semiconductor memory device includes a substrate with a semiconductor layer and memory cells on the semiconductor layer. Each memory cell includes a laminated body on the semiconductor layer, a gate insulating film on the laminated body, and a control gate on the gate insulating film. The laminated body includes a tunnel insulating film and a floating gate subsequently laminated in a direction vertical to a front surface of the substrate for N (a natural number equal to or above 2) times. A dimension of a top face of any floating gate in a second or subsequent layer is smaller than a dimension of a bottom surface of the floating gate in the lowermost layer in at least one of a first direction parallel to the front surface of the substrate and a second direction crossing the first direction.Type: GrantFiled: February 27, 2013Date of Patent: March 17, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Kenji Aoyama
-
Patent number: 8981522Abstract: A nonvolatile semiconductor storage device includes a substrate; an isolation film extending in a first direction and dividing the substrate into element regions; a cell string including memory cells in the element regions; a cell unit including the cell string and a select transistor on first directional ends of the cell string; diffusion layers formed in a portion of the element region first directionally beside the select gate electrode, the diffusion layers being adjacent to one another in a second direction intersecting with the first direction; and contacts extending through an interlayer insulating film and contacting the diffusion layers. An upper surface of the isolation film located between the diffusion layers is lower than an upper surface of the substrate. A laminate of silicon oxide film and a silicon nitride film are located above the upper surface of the isolation film and below the upper surface of the substrate.Type: GrantFiled: August 27, 2013Date of Patent: March 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Kenichi Fujii, Akira Yotsumoto, Takaya Yamanaka, Fumie Kikushima
-
Patent number: 8981451Abstract: A semiconductor memory device includes a substrate, a well region in the substrate, a patterned first dielectric layer on the substrate extending over the well region, a patterned first gate structure on the patterned first dielectric layer, a patterned second dielectric layer on the patterned first gate structure, and a patterned second gate structure on the patterned second dielectric layer. The patterned first gate structure includes a first section extending in a first direction and a second section extending in a second direction orthogonal to the first section, the first section and the second section intersecting each other in a cross pattern. The patterned second gate structure includes at least one of a first section extending in the first direction over the first section of the patterned first gate structure or a second section extending in the second direction over the second section of the patterned first gate structure.Type: GrantFiled: June 19, 2013Date of Patent: March 17, 2015Assignee: MACRONIX International Co., Ltd.Inventors: Cheng-Chi Lin, Shih-Chin Lien, Shyi-Yuan Wu, Chin-Pen Yeh
-
Patent number: 8981452Abstract: Methods for forming or patterning nanostructure arrays are provided. The methods involve formation of arrays on coatings comprising nanostructure association groups, formation of arrays in spin-on-dielectrics, solvent annealing after nanostructure deposition, patterning using resist, and/or use of devices that facilitate array formation. Related devices for forming nanostructure arrays are also provided, as are devices including nanostructure arrays (e.g., memory devices). Methods for protecting nanostructures from fusion during high temperature processing also are provided.Type: GrantFiled: September 20, 2013Date of Patent: March 17, 2015Assignee: SanDisk CorporationInventors: Jian Chen, Xiangfeng Duan, Chao Liu, Madhuri Nallabolu, J. Wallace Parce, Srikanth Ranganathan
-
Publication number: 20150069489Abstract: According to an embodiment, a non-volatile storage device includes a first layer, a second layer formed on the first layer, a stacked body including a plurality of conductive films stacked on the second layer, and a semiconductor pillar which penetrates the stacked body and the second layer and reaches the first layer. The semiconductor pillar includes a semiconductor film formed along an extending direction of the semiconductor pillar, and a memory film which covers a periphery of the semiconductor film. The memory film includes a first portion formed between the stacked body and the semiconductor film and a second portion formed between the second layer and the semiconductor film. An outer periphery of the second portion in a plane perpendicular to the extending direction is wider than an outer periphery of the first portion on a second layer side of the stacked body.Type: ApplicationFiled: March 2, 2014Publication date: March 12, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masaaki HIGUCHI, Masaru KITO, Masao SHINGU
-
Publication number: 20150069486Abstract: A non-volatile memory device includes an isolation layer formed over a substrate to define an active region, a floating gate formed over the substrate, a selection gate formed over the substrate on one side of the floating gate and formed to be adjacent to the floating gate with a first gap from the floating gate, a control plug formed over the isolation layer on the other side of the floating gate and formed to be adjacent to the floating gate with a second gap from the floating gate, and a charge blocking layer formed to gap-fill the first gap and the second gap.Type: ApplicationFiled: December 19, 2013Publication date: March 12, 2015Applicant: SK hynix Inc.Inventor: Sung-Kun PARK
-
Publication number: 20150069487Abstract: A semiconductor memory device according to an embodiment includes a semiconductor substrate, a first insulating film provided on the semiconductor substrate, a plurality of first electrodes provided on the first insulating film, a second insulating film provided on a side surface of the first electrodes and on an upper surface of the first electrodes, and a second electrode insulated from the first electrodes by the second insulating film. The second electrode includes an interconnect portion provided on the second insulating film, and a downward-extending portion extending into a space between the first electrodes from the interconnect portion. A lower end portion of the downward-extending portion is not covered with the second insulating film.Type: ApplicationFiled: January 23, 2014Publication date: March 12, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Hiroyasu SATO, Hiroaki Naito, Satoshi Nagashima
-
Publication number: 20150069488Abstract: According to one embodiment, a memory cell transistor is obtained by forming a first gate insulating film, a first conductive film of a first conductivity type, a first inter-electrode insulating film, and a second conductive film of the first conductivity type, in this order, and a peripheral transistor which is obtained by forming a second gate insulating film, a third conductive film of the second conductivity type opposite to the first conductivity type, the inter-electrode insulating film, a fourth conductive film in which the first conductivity type dopant is doped, a barrier film, and a fifth conductive film in which the second conductivity type dopant is doped, in which in the peripheral transistor, an opening is formed on the barrier film, the fourth conductive film, and the inter-electrode insulating film, and the fifth conductive film is formed so as to come in contact with the third conductive film through the opening.Type: ApplicationFiled: February 24, 2014Publication date: March 12, 2015Inventors: Hisakazu MATSUMORI, Jun MURAKAMI
-
Patent number: 8975748Abstract: An electronic device includes: a base layer; a first layer located at least partially over the base layer; a second layer located at least partially over the first layer; a first metal layer located at least partially over the second layer, wherein one or more signal outputs of the electronic device are formed in the first metal layer; and a second metal layer located at least partially over the first metal layer, wherein one or more gate connection is formed in the second metal layer, wherein removing a portion of the second metal layer disrupts at least one gate connection and deactivates the device.Type: GrantFiled: September 25, 2013Date of Patent: March 10, 2015Assignee: Secure Silicon Layer, Inc.Inventor: William Eli Thacker, III
-
Patent number: 8975685Abstract: N-channel multi-time programmable memory devices having an N-conductivity type substrate, first and second P-conductivity type wells in the N-conductivity type substrate, N-conductivity type source and drain regions formed in the first P-conductivity type well, the source and drain regions being separated by a channel region, an oxide layer over the N-conductivity type substrate; and a floating gate extending over the channel region and over the second P-conductivity type well in the N-conductivity type substrate, the multi-time programmable memory cell being programmable by hot electron injection and erasable by hot hole injection.Type: GrantFiled: August 31, 2012Date of Patent: March 10, 2015Assignee: Maxim Integrated Products, Inc.Inventors: Yi He, Xiang Lu, Albert Bergemont
-
Patent number: 8975686Abstract: A semiconductor device includes a semiconductor layer with a trench dug downward from its surface, a source region formed on a surface layer portion adjacent to a first side of the trench in a prescribed direction, a drain region formed on the surface layer portion, adjacent to a second side of the trench opposite to the first side in the prescribed direction, a first insulating film on the bottom surface and the side surface of the trench, a floating gate stacked on the first insulating film and opposed to the bottom surface and the side surface of the trench through the first insulating film, a second insulating film formed on the floating gate, and a control gate at least partially embedded in the trench so that the portion embedded in the trench is opposed to the floating gate through the second insulating film.Type: GrantFiled: March 7, 2014Date of Patent: March 10, 2015Assignee: Rohm Co., Ltd.Inventor: Naoki Izumi
-
Publication number: 20150060980Abstract: A programmable device and a method of manufacturing the same are provided. A programmable device comprises a substrate having a source region, a drain region and a diffusion region adjacent to the source region and the drain region; a channel coupling the source region and the drain region; a floating gate formed of a conductive material and positioned on the substrate and corresponding to the channel; and a trench formed in the diffusion region at the substrate, wherein the floating gate extends to the trench, and the conductive material covers a sidewall of the trench.Type: ApplicationFiled: August 27, 2013Publication date: March 5, 2015Applicant: UNITED MICROELECTRONICS CORP.Inventors: Ze-Wei Jhou, Ching-Chung Yang
-
Publication number: 20150060982Abstract: A semiconductor memory device according to an embodiment, includes a semiconductor substrate, a first insulating film provided on the semiconductor substrate, a silicon film including silicon provided on the first insulating film, a second insulating film provided on the silicon film, a hafnium alloy-containing film provided on the second insulating film, the hafnium alloy-containing film including oxygen and an alloy of hafnium and a metal other than hafnium, a third insulating film provided on the hafnium alloy-containing film, and an electrode provided on the third insulating film.Type: ApplicationFiled: January 13, 2014Publication date: March 5, 2015Applicant: Kabushiki Kaisha ToshibaInventor: Hiroshi ITOKAWA
-
Publication number: 20150060981Abstract: A method of fabricating stacked nanowire for a transistor gate and a stacked nanowire device are described. The method includes etching a fin as a vertical structure from a substrate and forming two or more pairs of spacers at vertically separated positions of the fin. The method also includes oxidizing to form the nanowires at the vertically separated positions of the fin.Type: ApplicationFiled: October 2, 2013Publication date: March 5, 2015Applicant: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Pouya Hashemi, Ali Khakifirooz, Alexander Reznicek
-
Patent number: 8969942Abstract: In a non-volatile semiconductor memory device and a method for manufacturing the device, each memory cell and its select Tr have the same gate insulating film as a Vcc Tr. Further, the gate electrodes of a Vpp Tr and Vcc Tr are realized by the use of a first polysilicon layer. A material such as salicide or a metal, which differs from second polysilicon (which forms a control gate layer), may be provided on the first polysilicon layer. With the above features, a non-volatile semiconductor memory device can be manufactured by reduced steps and be operated at high speed in a reliable manner.Type: GrantFiled: March 6, 2014Date of Patent: March 3, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Toshitake Yaegashi, Kazuhiro Shimizu, Seiichi Aritome
-
Patent number: 8969940Abstract: A process integration is disclosed for fabricating non-volatile memory (NVM) cells having patterned select gates (211, 213), charge storage layers (219), inlaid control gates (223, 224), and inlaid control gate contact regions (228).Type: GrantFiled: October 8, 2013Date of Patent: March 3, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Jane A Yater, Cheong Min Hong, Sung-Taeg Kang, Asanga H Perera
-
Patent number: 8969941Abstract: According to an embodiment, a semiconductor device, includes a semiconductor substrate, first and second transistors. The first transistor includes a first insulating film provided on the semiconductor substrate, a first conductive film provided on the first insulating film, a second insulating film provided on the first conductive film, and a second conductive film provided on the second insulating film. The second transistor is provided to be separated from the first transistor, the second transistor including a third insulating film provided on the semiconductor substrate, a third conductive film provided on the third insulating film, a fourth insulating film provided on the third conductive film, and a fourth conductive film provided on the fourth insulating film. The third conductive film is thicker than the first conductive film, and the second transistor has a through-portion piercing the fourth insulating film to connect the third conductive film and the fourth conductive film.Type: GrantFiled: February 21, 2013Date of Patent: March 3, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Wataru Sakamoto
-
Patent number: 8969947Abstract: A memory device includes a substrate, a semiconductor column extending perpendicularly from the substrate and a plurality of spaced-apart charge storage cells disposed along a sidewall of the semiconductor column. Each of the storage cells includes a tunneling insulating layer disposed on the sidewall of the semiconductor column, a polymer layer disposed on the tunneling insulating layer, a plurality of quantum dots disposed on or in the polymer layer and a blocking insulating layer disposed on the polymer layer.Type: GrantFiled: March 7, 2011Date of Patent: March 3, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-goo Lee, Jung-dal Choi, Young-woo Park
-
Patent number: 8969944Abstract: Provided is a semiconductor integrated circuit that uses a novel vertical MOS transistor that is free of interference between cells, that enables the short-channel effect to be minimized, that does not have hot electron injection, and that does not require the formation of shallow junction. Also provided is a method of producing the semiconductor integrated circuit. A memory cell 1 in the semiconductor integrated circuit is provided with: a semiconductor pillar 2 that serves as a channel; a floating gate 5 that circumferentially covers the semiconductor pillar 2 via a tunnel insulation layer 6 on the outer circumference of the semiconductor pillar 2; and a control gate 4 that circumferentially covers the semiconductor pillar via an insulating layer 8 on the outer circumference of the semiconductor pillar 2, and that circumferentially covers the floating gate 5 via an insulating layer 7 on the outer circumference of the floating gate.Type: GrantFiled: May 13, 2011Date of Patent: March 3, 2015Assignee: Tohoku UniversityInventors: Tetsuo Endoh, Seo Moon-Sik
-
Patent number: 8969997Abstract: A method of forming of a semiconductor structure has isolation structures. A substrate having a first region and a second region is provided. The first region and the second region are implanted with neutral dopants to form a first etching stop feature and a second stop feature in the first region and the second region, respectively. The first etching stop feature has a depth D1 and the second etching stop feature has a depth D2. D1 is less than D2. The substrate in the first region and the second region are etched to form a first trench and a second trench respectively. The first trench and the second trench land on the first etching stop feature and the second etching stop feature, respectively.Type: GrantFiled: November 14, 2012Date of Patent: March 3, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chang-Sheng Tsao
-
Publication number: 20150054047Abstract: According to one embodiment, a semiconductor memory device includes a semiconductor substrate, a first insulating film provided on the semiconductor substrate, a silicon film provided on the first insulating film, a metal silicide film provided on the silicon film, a second insulating film provided on the metal silicide film, and an electrode provided on the second insulating film.Type: ApplicationFiled: December 16, 2013Publication date: February 26, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Kazuaki NAKAJIMA, Atsushi Murakoshi
-
Patent number: 8963230Abstract: According to one embodiment, a columnar semiconductor, a floating gate electrode formed on a side surface of the columnar semiconductor via a tunnel dielectric film, and a control gate electrode formed to surround the floating gate electrode via a block dielectric film are provided.Type: GrantFiled: May 21, 2014Date of Patent: February 24, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Imamura, Yoshiaki Fukuzumi, Hideaki Aochi, Masaru Kito, Tomoko Fujiwara, Kaori Kawasaki, Ryouhei Kirisawa
-
Patent number: 8963227Abstract: Methods of manufacturing a semiconductor device include forming a gate insulation layer including a high-k dielectric material on a substrate that is divided into a first region and a second region; forming a diffusion barrier layer including a first metal on a second portion of the gate insulation layer in the second region; forming a diffusion layer on the gate insulation layer and the diffusion barrier layer; and diffusing an element of the diffusion layer into a first portion of the gate insulation layer in the first region.Type: GrantFiled: October 9, 2013Date of Patent: February 24, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Ha-Jin Lim, Jin-Ho Do, Weon-Hong Kim, Moon-Kyun Song, Dae-Kwon Joo
-
Publication number: 20150049557Abstract: Provided is a non-volatile memory device having a zigzag body wiring. First word lines and second word lines are disposed on a substrate, arranged periodically and extended along a first direction. First inter-poly dielectric films are disposed on the substrate and respectively beneath the first word lines. Second inter-poly dielectric films are disposed on the substrate and respectively beneath the second word lines, wherein the first inter-poly dielectric films are thinner than the second inter-poly dielectric films. A floating gate is disposed between the substrate and each of the first and second inter-poly dielectric films. A tunnel oxide film is disposed between the substrate and each of the floating gates. Bit lines are disposed above the first and second word lines and extended along a second direction different from the first direction.Type: ApplicationFiled: August 19, 2013Publication date: February 19, 2015Applicant: Phison Electronics Corp.Inventor: Hiroshi Watanabe
-
Patent number: 8957470Abstract: A device and methods for forming a device are disclosed. The device includes a substrate having first, second and third regions. The first region includes a memory cell region, the second region includes a peripheral circuit region and the third region includes a logic region. A memory cell which includes a memory transistor having a first stack height (TSM) is disposed in the first region. A high voltage (HV) transistor having a second stack height (TSHV) is disposed in the second region and a logic transistor having a third stack height (TSL) is disposed in the third region. The first, second and third stack heights are substantially the same across the substrate.Type: GrantFiled: June 19, 2012Date of Patent: February 17, 2015Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Yan Zhe Tang, Shyue Seng Tan, Ying Keung Leung, Elgin Quek
-
Patent number: 8957471Abstract: According to one embodiment, a semiconductor memory device includes a substrate, a stacked body, a conductive member, a semiconductor pillar, and a charge storage layer. The stacked body is provided above the substrate. The stacked body includes a plurality of insulating films stacked alternately with a plurality of electrode films. A plurality of terraces are formed in a stairstep configuration along only a first direction in an end portion of the stacked body on the first-direction side. The first direction is parallel to an upper face of the substrate. The plurality of terraces are configured with upper faces of the electrode films respectively. The conductive member is electrically connected to the terrace to connect electrically the electrode film to the substrate by leading out the electrode film in a second direction parallel to the upper face of the substrate and orthogonal to the first direction.Type: GrantFiled: March 18, 2011Date of Patent: February 17, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Yoshiaki Fukuzumi
-
Patent number: 8957469Abstract: A semiconductor storage device according to an embodiment comprises a memory cell string in which a plurality of memory cells each having a gate are serially connected to each other. A selective transistor is connected to an end memory cell at an end of the memory cell string. A sidewall film covers a side surface of a gate of the end memory cell and a side surface of a gate of the selective transistor between the end memory cell and the selective transistor. An air gap is provided between the sidewall film of the end memory cell and the sidewall film of the selective transistor.Type: GrantFiled: February 21, 2012Date of Patent: February 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Ryosuke Isomura, Wataru Sakamoto, Hiroyuki Nitta
-
Patent number: 8958245Abstract: The non-volatile memory cell includes a coupling device and a first select transistor. The coupling device is formed in a first conductivity region. The first select transistor is serially connected to a first floating gate transistor and a second select transistor, all formed in a second conductivity region. An electrode of the coupling device and a gate of the first floating gate transistor are a monolithically formed floating gate; wherein the first conductivity region and the second conductivity region are formed in a third conductivity region; wherein the first conductivity region, the second conductivity region, and the third conductivity region are wells.Type: GrantFiled: May 29, 2012Date of Patent: February 17, 2015Assignee: eMemory Technology Inc.Inventors: Te-Hsun Hsu, Wei-Ren Chen, Wen-Hao Ching, Wen-Chuan Chang
-
Patent number: 8952442Abstract: A method includes forming Shallow Trench Isolation (STI) regions to separate a first active region and a second active region of a semiconductor substrate from each other, etching a portion of the STI regions that contacts a sidewall of the second active region to form a recess, and implanting a top surface layer and a side surface layer of the second active region to form an implantation region. The side surface layer of the second active region extends from the sidewall of the second active region into the second active region. An upper portion of the top surface layer and an upper portion of the side surface layer are oxidized to form a capacitor insulator. A floating gate is formed to extend over the first active region and the second active region. The floating gate includes a portion extending into the recess.Type: GrantFiled: June 26, 2014Date of Patent: February 10, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Hung Fu, Chun-Yao Ko, Tuo-Hsin Chien, Ting-Chen Hsu
-
Patent number: 8952444Abstract: A semiconductor storage device according to an embodiment comprises active areas on a semiconductor substrate. An element isolation is arranged between the active areas and filled by an insulating film. A plurality of memory cells configured to store data are formed on the active areas. Air gaps are arranged between upper-end edge parts of the active areas where the memory cells are formed and an insulating film in the element isolation.Type: GrantFiled: February 16, 2012Date of Patent: February 10, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Hideto Takekida
-
Patent number: 8952441Abstract: According to one embodiment, a device includes a first fin structure having first to n-th semiconductor layers (n is a natural number equal to or more than 2) stacked in a first direction perpendicular to a surface of a semiconductor substrate, and extending in a second direction parallel to the surface of the semiconductor substrate, first to n-th memory cells provided on surfaces of the first to n-th semiconductor layers in a third direction perpendicular to the first and second directions respectively, and first to n-th select transistors connected in series to the first to n-th memory cells respectively.Type: GrantFiled: May 16, 2013Date of Patent: February 10, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Kiwamu Sakuma, Haruka Kusai, Yasuhito Yoshimizu, Masahiro Kiyotoshi
-
Publication number: 20150035038Abstract: Various embodiments provide semiconductor structures and methods for forming the same. In an exemplary method, a semiconductor substrate is provided. A first stop layer, a first sacrificial layer, a second stop layer, and a second sacrificial layer are formed sequentially on the semiconductor substrate. The second sacrificial layer, the second stop layer, the first sacrificial layer, the first stop layer, and the semiconductor substrate are etched to form a groove, the groove then being filled to form an isolation structure. The second sacrificial layer is removed to expose sidewalls and a top of an exposed portion of the isolation structure. The second stop layer is removed, and the exposed portion of the isolation structure is etched to reduce a width of the top of the exposed portion of the isolation structure. The first sacrificial layer is removed. A floating gate is formed on the first stop layer.Type: ApplicationFiled: April 30, 2014Publication date: February 5, 2015Applicants: Semiconductor Manufacturing International (Beijing) Corporation, Semiconductor Manufacturing International (Shanghai) CorporationInventor: XINPENG WANG
-
Patent number: 8946665Abstract: A semiconductor device includes a plurality of first insulating layers and a plurality of second layers alternately and vertically stacked on a substrate. Each of the plurality of second layers includes a horizontal electrode horizontally separated by a second insulating layer. A contact plug penetrates the plurality of first insulating layers and the second insulating layer of the plurality of second layers.Type: GrantFiled: July 10, 2013Date of Patent: February 3, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Sunil Shim, Wonseok Cho, Woonkyung Lee
-
Patent number: 8947938Abstract: A memory device includes an N-channel transistor and a P-channel transistor. A word line is electrically connected to a drain terminal of the N-channel transistor, and a source terminal of the P-channel transistor. A first bit line is electrically connected to a source terminal of the N-channel transistor. A second bit line is electrically connected to a drain terminal of the P-channel transistor. Gate terminals of the N-channel transistor and the P-channel transistor are electrically connected and floating.Type: GrantFiled: September 21, 2012Date of Patent: February 3, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Te-Liang Lee, Chin-Yuan Ko, Ming-Yih Wang
-
Patent number: 8946810Abstract: Monolithic, three dimensional NAND strings include a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, the blocking dielectric comprising a plurality of blocking dielectric segments, a plurality of discrete charge storage segments, and a tunnel dielectric located between each one of the plurality of the discrete charge storage segments and the semiconductor channel.Type: GrantFiled: May 21, 2014Date of Patent: February 3, 2015Assignee: SanDisk Technologies Inc.Inventor: Johann Alsmeier
-
Patent number: 8946808Abstract: A semiconductor device includes word lines and interlayer insulating layers alternately stacked over a substrate, vertical channel layers protruding from the substrate and passing through the word lines and the interlayer insulating layers, a tunnel insulating layer surrounding each of the vertical channel layers, a charge trap layer surrounding the tunnel insulating layer, wherein first regions of the charge trap layer between the tunnel insulating layer and the word lines have a thickness smaller than a thickness of second regions thereof between the tunnel insulating layer and the interlayer insulating layers, and first charge blocking layer patterns surrounding the first regions of the charge trap layer.Type: GrantFiled: September 4, 2012Date of Patent: February 3, 2015Assignee: SK Hynix Inc.Inventors: Ki Hong Lee, Seung Ho Pyi, Hyun Soo Shon
-
Patent number: 8946804Abstract: A semiconductor device, and a method of fabrication the same, include selection gate patterns extending in a first direction on a substrate, cell gate patterns extending in parallel in the first direction between the selection gate patterns adjacent to each other, and contact pads connected to first end parts of the cell gate patterns, respectively. An insulating layer covers the selection gate patterns, the cell gate patterns, and the contact pads. The insulating layer includes a void or seam between the contact pads. A filling insulating layer fills the void or seam in the insulating layer.Type: GrantFiled: March 28, 2013Date of Patent: February 3, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-Hwang Sim
-
Patent number: 8946806Abstract: A device having a substrate prepared with a memory cell region having a memory cell is disclosed. The memory cell includes an access transistor and a storage transistor. The access transistor includes first and second source/drain (S/D) regions and the storage transistor includes first and second storage S/D regions. The access and storage transistors are coupled in series and the second S/D regions being a common S/D region. An erase gate is disposed over the common S/D region. A program gate is disposed over the first storage S/D region. Such an arrangement of the memory cell decouples a program channel and an erase channel.Type: GrantFiled: July 24, 2011Date of Patent: February 3, 2015Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Shyue Seng Tan, Eng Huat Toh, Elgin Quek, Yanzhe Tang
-
Patent number: 8946803Abstract: Floating gates of a floating gate memory array have an inverted-T shape in both the bit line direction and the word line direction. Floating gates are formed using an etch stop layer that separates two polysilicon layers that form floating gates. Word lines extend over floating gates in one example, and word lines extend between floating gates in another example.Type: GrantFiled: December 6, 2007Date of Patent: February 3, 2015Assignee: SanDisk Technologies Inc.Inventors: George Matamis, Henry Chien, Vinod Robert Purayath, Takashi Whitney Orimoto, James Kai
-
Patent number: 8945997Abstract: Integrated circuits and methods for fabricating integrated circuits are provided. An exemplary method for fabricating an integrated circuit having a split-gate nonvolatile memory device includes forming a charge storage structure overlying a semiconductor substrate and having a first sidewall and a second sidewall and forming an interior cavity. The method forms a control gate in the interior cavity. Further, the method forms a first select gate overlying the semiconductor substrate and adjacent the first sidewall. A first memory cell is formed by the control gate and the first select gate. The method also forms a second select gate overlying the semiconductor substrate and adjacent the second sidewall. A second memory cell is formed by the control gate and the second select gate.Type: GrantFiled: June 27, 2013Date of Patent: February 3, 2015Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Zufa Zhang, Khee Yong Lim, Elgin Quek
-
Patent number: 8940623Abstract: A process for obtaining an array of nanodots (212) for microelectronic devices, characterized in that it comprises the following steps: deposition of a silicon layer (210) on a substrate (100, 132), formation, above the silicon layer (210), of a layer (240) of a material capable of self-organizing, in which at least one polymer substantially forms cylinders (242) organized into an array within a matrix (244), formation of patterns (243) in the layer (240) of a material capable of self-organizing by elimination of the said cylinders (242), formation of a hard mask (312) by transfer of the said patterns (243), production of silicon dots (212) in the silicon layer (210) by engraving through the hard mask (312), silicidation of the silicon dots (212), comprising deposition of a metal layer (510).Type: GrantFiled: February 10, 2012Date of Patent: January 27, 2015Assignees: Commissariat a l'Energie Atomique et aux Energies Alternatives, CNRS-Centre National de la Recherche Scientifique, Universite Joseph FourierInventors: Guillaume Gay, Thierry Baron, Eric Jalaguier
-
Patent number: 8941167Abstract: An erasable programmable single-poly nonvolatile memory includes a first PMOS transistor comprising a select gate, a first p-type doped region, and a second p-type doped region, wherein the select gate is connected to a select gate voltage, and the first p-type doped region is connected to a source line voltage; a second PMOS transistor comprising the second p-type doped region, a third p-type doped region, and a floating gate, wherein the third p-type doped region is connected to a bit line voltage; and an erase gate region adjacent to the floating gate, wherein the erase gate region is connected to an erase line voltage.Type: GrantFiled: March 8, 2012Date of Patent: January 27, 2015Assignee: Ememory Technology Inc.Inventors: Wei-Ren Chen, Te-Hsun Hsu, Shih-Chen Wang, Hsin-Ming Chen, Ching-Sung Yang
-
Publication number: 20150023105Abstract: Semiconductor memory cells, array and methods of operating are disclosed. In one instance, a memory cell includes a bi-stable floating body transistor and an access device; wherein the bi-stable floating body transistor and the access device are electrically connected in series.Type: ApplicationFiled: February 15, 2013Publication date: January 22, 2015Inventors: Yuniarto Widjaja, Jin-Woo Han, Benjamin S. Louie
-
Patent number: 8933500Abstract: A nonvolatile memory device has a combination of FLOTOX EEPROM nonvolatile memory arrays. Each FLOTOX-based nonvolatile memory array is formed of FLOTOX-based nonvolatile memory cells that include at least one floating gate tunneling oxide transistor such that a coupling ratio of the control gate to the floating gate of the floating gate tunneling oxide transistor is from approximately 60% to approximately 70% and a coupling ratio of the floating gate to the drain region of the floating gate tunneling oxide transistor is maintained as a constant of is from approximately 10% to approximately 20% and such that a channel length of the channel region is decreased such that during the programming procedure a negative programming voltage level is applied to the control gate and a moderate positive programming voltage level is applied to the drain region to prevent the moderate positive programming voltage level from exceeding a drain-to-source breakdown voltage.Type: GrantFiled: September 15, 2011Date of Patent: January 13, 2015Assignee: Aplus Flash Technology, Inc.Inventors: Peter Wung Lee, Fu-Chang Hsu