With Floating Gate Electrode Patents (Class 257/315)
- With irregularities on electrode to facilitate charging or discharging of floating electrode (Class 257/317)
- Additional control electrode is doped region in semiconductor substrate (Class 257/318)
- Plural additional contacted control electrodes (Class 257/319)
- With thin insulator region for charging or discharging floating electrode by quantum mechanical tunneling (Class 257/321)
- With charging or discharging by control voltage applied to source or drain region (e.g., by avalanche breakdown of drain junction) (Class 257/322)
-
Patent number: 9117849Abstract: A method and apparatus of forming a nonvolatile semiconductor device including forming a first gate insulating film on a main surface of a first semiconductor region, forming a first gate electrode on the first gate insulating film, forming a second gate insulating film, forming a second gate electrode over a first side surface of the first gate electrode, selectively removing the second gate insulating film, etching the second gate insulating film kept between the second gate electrode and a main surface of the first semiconductor region in order to form an etched charge storage layer, introducing first impurities in the first semiconductor region in a self-aligned manner to the second gate electrode in order to form a second semiconductor region, annealing the semiconductor substrate to extend the second semiconductor region to an area under the second gate electrode.Type: GrantFiled: July 8, 2014Date of Patent: August 25, 2015Assignee: Renesas Electronics CorporationInventors: Kenichi Akita, Daisuke Okada, Keisuke Kuwahara, Yasufumi Morimoto, Yasuhiro Shimamoto, Kan Yasui, Tsuyoshi Arigane, Tetsuya Ishimaru
-
Patent number: 9093152Abstract: Apparatuses and methods are disclosed, including an apparatus with rows of vertical strings of memory cells coupled to a common source and multiple data lines associated with each row of vertical strings. Each data line associated with a row is coupled to at least one of the vertical strings in the row. Additional apparatuses and methods are described.Type: GrantFiled: October 26, 2012Date of Patent: July 28, 2015Assignee: Micron Technology, Inc.Inventors: Koji Sakui, Peter Sean Feeley, Akira Goda
-
Patent number: 9087736Abstract: A 3D memory device comprising a memory unit block, a first stair-step structure, a second stair-step structure, a first conductive strip and a second conductive strip is provided. The memory unit block comprises a first stacked structure comprising a first semiconductor strip and a second stacked structure comprising a second semiconductor strip. The first stair-step structure is disposed on one side of the memory unit block. The second stair-step structure is disposed on an opposite side of the memory unit block. The first conductive strip electrically coupled to the first semiconductor strip via the first stair-step structure. The second conductive strip electrically coupled to the second semiconductor strip via the second stair-step structure.Type: GrantFiled: August 1, 2014Date of Patent: July 21, 2015Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hang-Ting Lue
-
Patent number: 9087734Abstract: A memory device includes a substrate having an active region defined therein that extends linearly along a first direction. The device also includes a select line on the substrate and extending along a second direction to perpendicularly cross the active region, first and second floating gate patterns on the active region and spaced apart along the first direction, and first and second dielectric patterns on respective ones of the first and second floating gate patterns. The device further includes first and second word lines on respective ones of the first and second dielectric patterns and extending in parallel with the select line along the first direction. A first area of overlap of the first word line with the first floating gate pattern and the first dielectric pattern is less than a second area of overlap of the second word line with the second floating gate pattern and the second dielectric pattern. The first word line may be disposed between the select line and the second word line.Type: GrantFiled: June 13, 2011Date of Patent: July 21, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Joon-Sung Lim, Jong-Ho Park, Ok-Cheon Hong, Ji-Hwan Jeon
-
Patent number: 9082652Abstract: A semiconductor device that includes a substrate 37, a non-volatile memory (memory cell) 21 having a memory cell transistor (switching element) 33 and a floating gate electrode (memory storage part) 36, and a passivation insulating film (insulating layer) 40 and an organic polymer film (insulating layer) 41 both provided above the non-volatile memory 21, in which conductive wiring line layers (shielding part) 5a to 5c for shielding the floating gate electrode 36 are provided between the floating gate electrode 36 and both the passivation insulating film 40 and the organic polymer film 41 so that ions generated from the passivation insulating film 40 and the organic polymer film 41 can be prevented from reaching the floating gate electrode 36.Type: GrantFiled: November 4, 2010Date of Patent: July 14, 2015Assignee: SHARP KABUSHIKI KAISHAInventor: Naoki Ueda
-
Patent number: 9082772Abstract: Apparatuses and methods for stair step formation using at least two masks, such as in a memory device, are provided. One example method can include forming a first mask over a conductive material to define a first exposed area, and forming a second mask over a portion of the first exposed area to define a second exposed area, the second exposed area is less than the first exposed area. Conductive material is removed from the second exposed area. An initial first dimension of the second mask is less than a first dimension of the first exposed area and an initial second dimension of the second mask is at least a second dimension of the first exposed area plus a distance equal to a difference between the initial first dimension of the second mask and a final first dimension of the second mask after a stair step structure is formed.Type: GrantFiled: November 20, 2013Date of Patent: July 14, 2015Assignee: Micron Technology, Inc.Inventors: Chang Wan Ha, Graham R. Wolstenholme, Deepak Thimmegowda
-
Patent number: 9076685Abstract: According to one embodiment, a semiconductor memory device includes a lower gate layer, a stacked body including a plurality of electrode layers and a plurality of insulating layers, alternately stacked on the lower gate layer, a channel body extending within the stacked body from the topmost electrode layer to the lower gate layer, and a memory film provided between the electrode layer and the channel body. The memory film includes a charge storage film. The electrode layer includes a step portion in which a step is formed in a stacking direction of the stacked body. The channel body and the memory film pass through the step portion.Type: GrantFiled: September 5, 2013Date of Patent: July 7, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Nobuhito Kuge, Tsukasa Nakai
-
Patent number: 9070753Abstract: Provided is a method for fabricating a memory device. A stack layer, including a storage layer, a first conductive layer and a first mask layer, is formed on the substrate in a first region and a second region. The stack layer is patterned to form a plurality of first patterned stack layers extending along a first direction and from the first region to the second region. Two sides of each first patterned stack layers have openings respectively. A filling layer is formed on the substrate, and filled in the openings. A second mask layer is formed on the second region, and does not cover the filling layer in the second region. Then, using the second mask layer and the filling layer as mask, the first patterned stack layers and part of the substrate are removed, and a plurality of trenches are formed in the substrate in the second region.Type: GrantFiled: July 9, 2014Date of Patent: June 30, 2015Assignee: MACRONIX International Co., Ltd.Inventors: Chih-Hsiung Lee, Chien-Ying Lee, Tzung-Ting Han
-
Patent number: 9070577Abstract: In order to fabricate a semiconductor device, a semiconductor substrate in a peripheral region is etched to form a plurality of holes. A gap-filling material is buried in the holes of the semiconductor substrate in the peripheral region, and first and second device isolation films are formed in the semiconductor device. A fin structure is formed by recessing the gap-filling material, and a gate is formed over a surface including the fin structure. As a result, operation characteristics of transistors formed in the peripheral region are improved and the short channel effects are also reduced.Type: GrantFiled: December 4, 2013Date of Patent: June 30, 2015Assignee: SK Hynix Inc.Inventor: Hyun Jin Lee
-
Patent number: 9059274Abstract: A self-aligned carbon nanostructure transistor is formed by a method that includes providing a material stack including a gate dielectric material having a dielectric constant of greater than silicon oxide and a sacrificial gate material. Next, a carbon nanostructure is formed on an exposed surface of the gate dielectric material. After forming the carbon nanostructure, metal semiconductor alloy portions are formed self-aligned to the material stack. The sacrificial gate material is then replaced with a conductive metal.Type: GrantFiled: September 6, 2013Date of Patent: June 16, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Qing Cao, Zhengwen Li, Fei Liu, Zhen Zhang
-
Patent number: 9053976Abstract: A microelectronic flash memory device including a plurality of memory cells including transistors fitted with a matrix of channels connecting a block of common source to a second block on which bit lines rest, the transistors also being formed by a plurality of gates including at least one gate material, including a first selection gate coating the channels, a plurality of control gates coating the channels, a plurality of second selection gates each coating the channels of the same row and the matricial arrangement, at least one or more of the gates based on superposition of layers including at least one first layer of dielectrical material, at least one charge store zone, and at least one second layer of dielectrical material.Type: GrantFiled: July 10, 2009Date of Patent: June 9, 2015Assignee: Commissariat à l'énergie atomique et aux énergies alternativesInventors: Thomas Ernst, Gabriel Molas, Barbara De Salvo, Stephane Becu
-
Patent number: 9054207Abstract: Storage transistors for flash memory areas in semiconductor devices may be provided on the basis of a self-aligned charge storage region. To this end, a floating spacer element may be provided in some illustrative embodiments, while, in other cases, the charge storage region may be efficiently embedded in the electrode material in a self-aligned manner during a replacement gate approach. Consequently, enhanced bit density may be achieved, since additional sophisticated lithography processes for patterning the charge storage region may no longer be required.Type: GrantFiled: July 9, 2013Date of Patent: June 9, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Thilo Scheiper, Sven Beyer, Uwe Griebenow, Jan Hoentschel
-
Patent number: 9048329Abstract: An integrated circuit device includes a transistor array having a vertical stack of independently controllable gate electrodes therein. A first semiconductor channel region is provided, which extends on a first sidewall of the vertical stack of independently controllable gate electrodes. A first electrically insulating layer is also provided, which extends between the first semiconductor channel region and the first sidewall of the vertical stack of independently controllable gate electrodes. Source and drain regions are provided, which are electrically coupled to first and second ends of the first semiconductor channel region, respectively.Type: GrantFiled: September 12, 2013Date of Patent: June 2, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Ji-Young Kim, Kang L. Wang, Yong-Jik Park, Jeong-Hee Han, Augustin Jinwoo Hong
-
Patent number: 9048185Abstract: Some embodiments relate to an integrated circuit (IC). The IC includes a semiconductor substrate having an upper surface with a source region and drain region proximate thereto. A channel region is disposed in the substrate between the source region and the drain region. A gate electrode is disposed over the channel region and separated from the channel region by a gate dielectric. Sidewall spacers are formed about opposing sidewalls of the gate electrode. Upper outer edges of the sidewall spacers extend outward beyond corresponding lower outer edges of the sidewall spacers. A liner is disposed about opposing sidewalls of the sidewall spacers and has a first thickness at an upper portion of liner and a second thickness at a lower portion of the liner. The first thickness is less than the second thickness. Other embodiments are also disclosed.Type: GrantFiled: August 11, 2014Date of Patent: June 2, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Wei Chiang, Kuang-Cheng Wu, Wen-Long Lee, Po-Hsiung Leu, Ding-I Liu
-
Patent number: 9047951Abstract: According to an embodiment, sense amplifiers are arranged one by one within an arrangement width of k bit lines in a direction of the bit lines, and determine data stored in the memory cells, based on potentials of the respective bit lines. Transistors constituting the sense amplifier are arranged one by one within an arrangement width of the sense amplifier in the direction of the bit lines. A gate length direction of the transistors is identical to the direction of the bit lines. A longer side direction of a contact electrode connected to an active area of the transistor is identical to the direction of the bit lines.Type: GrantFiled: March 15, 2013Date of Patent: June 2, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Takuya Futatsuyama
-
Publication number: 20150145016Abstract: Provided are three-dimensional nonvolatile memory devices and methods of fabricating the same. The memory devices include semiconductor pillars penetrating interlayer insulating layers and conductive layers alternately stacked on a substrate and electrically connected to the substrate and floating gates selectively interposed between the semiconductor pillars and the conductive layers. The floating gates are formed in recesses in the conductive layers.Type: ApplicationFiled: February 5, 2015Publication date: May 28, 2015Inventors: Byoungkeun Son, Hansoo Kim, Jinho Kim, Kihyun Kim
-
Patent number: 9041092Abstract: A semiconductor device includes a pillar-shaped silicon layer including a first diffusion layer, a channel region, and a second diffusion layer formed in that order from the silicon substrate side, floating gates respectively disposed in two symmetrical directions so as to sandwich the pillar-shaped silicon layer, and a control gate line disposed in two symmetrical directions other than the two directions so as to sandwich the pillar-shaped silicon layer. A tunnel insulating film is formed between the pillar-shaped silicon layer and each of the floating gates. The control gate line is disposed so as to surround the floating gates and the pillar-shaped silicon layer with an inter-polysilicon insulating film interposed therebetween.Type: GrantFiled: September 5, 2013Date of Patent: May 26, 2015Assignee: Unisantis Electronics Singapore Pte. Ltd.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 9041089Abstract: A nonvolatile memory structure includes a substrate having thereon a first, a second, and a third OD regions arranged in a row. The first, second, and third OD regions are separated from one another by an isolation region. The isolation region includes a first intervening isolation region between the first OD region and the second OD region, and a second intervening isolation region between the second the third OD region. A first select transistor is formed on the first OD region. A floating gate transistor is formed on the second OD region. The floating gate transistor is serially coupled to the first select transistor. The floating gate transistor includes a floating gate completely overlapped with the second OD region and is partially overlapped with the first and second intervening isolation regions. A second select transistor is on the third OD region and serially coupled to the floating gate transistor.Type: GrantFiled: December 27, 2013Date of Patent: May 26, 2015Assignee: eMemory Technology Inc.Inventors: Chih-Hsin Chen, Wei-Ren Chen, Tsung-Mu Lai
-
Publication number: 20150129948Abstract: It is made possible to provide an insulating film that can reduce the leakage current. An insulating film includes: an amorphous oxide dielectric film containing a metal, hydrogen, and nitrogen. The nitrogen amount [N] and the hydrogen amount [H] in the oxide dielectric film satisfy the following relationship: {[N]?[H]}/2?1.0×1021 cm?3.Type: ApplicationFiled: November 12, 2014Publication date: May 14, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Tatsuo SHIMIZU, Masato KOYAMA
-
Patent number: 9029935Abstract: A nonvolatile memory device includes a floating gate formed over a semiconductor substrate, an insulator formed on a first sidewall of the floating gate, a dielectric layer formed on a second sidewall and an upper surface of the floating gate, and a control gate formed over the dielectric layer.Type: GrantFiled: July 3, 2014Date of Patent: May 12, 2015Assignee: SK Hynix Inc.Inventor: Nam-Jae Lee
-
Patent number: 9029931Abstract: An improvement is achieved in the performance of semiconductor device including a nonvolatile memory. In a split-gate nonvolatile memory, between a memory gate electrode and a p-type well and between a control gate electrode and the memory gate electrode, an insulating film is formed. Of the insulating film, the portion between the lower surface of the memory gate electrode and the upper surface of a semiconductor substrate has silicon oxide films, and a silicon nitride film interposed between the silicon oxide films. Of the insulating film, the portion between a side surface of the control gate electrode and a side surface of the memory gate electrode is formed of a silicon oxide film, and does not have the silicon nitride film.Type: GrantFiled: September 16, 2011Date of Patent: May 12, 2015Assignee: Renesas Electronics CorporationInventors: Yoshiyuki Kawashima, Koichi Toba
-
Patent number: 9029932Abstract: A programmable device and a method of manufacturing the same are provided. A programmable device comprises a substrate having a source region, a drain region and a diffusion region adjacent to the source region and the drain region; a channel coupling the source region and the drain region; a floating gate formed of a conductive material and positioned on the substrate and corresponding to the channel; and a trench formed in the diffusion region at the substrate, wherein the floating gate extends to the trench, and the conductive material covers a sidewall of the trench.Type: GrantFiled: August 27, 2013Date of Patent: May 12, 2015Assignee: United Microelectronics Corp.Inventors: Ze-Wei Jhou, Ching-Chung Yang
-
Patent number: 9029936Abstract: A memory device includes a semiconductor channel, a tunnel dielectric layer located over the semiconductor channel, a first charge trap including a plurality of electrically conductive nanodots located over the tunnel dielectric layer, dielectric separation layer located over the nanodots, a second charge trap including a continuous metal layer located over the separation layer, a blocking dielectric located over the second charge trap, and a control gate located over the blocking dielectric.Type: GrantFiled: December 7, 2012Date of Patent: May 12, 2015Assignee: SanDisk Technologies Inc.Inventors: Vinod Purayath, George Samachisa, George Matamis, James Kai, Yuan Zhang
-
Publication number: 20150123184Abstract: A CMOS device includes a substrate, a pMOS transistor and an nMOS transistor formed on the substrate, and a gated diode. The gated diode includes a floating gate formed on the substrate in between the pMOS transistor and the nMOS transistor and a pair of a p-doped region and an n-doped region formed in the substrate and between the pMOS transistor and the nMOS transistor. The n-doped region is formed between the floating gate and the nMOS transistor, and the p-doped region is formed between the floating gate and the pMOS transistor.Type: ApplicationFiled: November 5, 2013Publication date: May 7, 2015Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chang-Tzu Wang, Yu-Chun Chen, Tien-Hao Tang, Kuan-Cheng Su
-
Publication number: 20150123185Abstract: Different portions of a continuous loop of semiconductor material are electrically isolated from one another. In some embodiments, the end of the loop is electrically isolated from mid-portions of the loop. In some embodiments, loops of semiconductor material, having two legs connected together at their ends, are formed by a pitch multiplication process in which loops of spacers are formed on sidewalls of mandrels. The mandrels are removed and a block of masking material is overlaid on at least one end of the spacer loops. In some embodiments, the blocks of masking material overlay each end of the spacer loops. The pattern defined by the spacers and the blocks are transferred to a layer of semiconductor material. The blocks electrically connect together all the loops. A select gate is formed along each leg of the loops. The blocks serve as sources/drains.Type: ApplicationFiled: January 8, 2015Publication date: May 7, 2015Inventor: Luan C. Tran
-
Patent number: 9025266Abstract: A semiconductor integrated circuit device has a p-type substrate to which a ground voltage is applied and a floating-type NMOSFET which is integrated on the p-type substrate and to which a negative voltage lower than the ground voltage is applied. The floating-type NMOSFET includes an n-type buried layer buried in the p-type substrate, a high voltage n-type well formed on the n-type buried layer and floats electrically, a p-type drift region formed in the n-type well, an n-type drain region and an-type source region formed in the p-type drift region, and a gate electrode formed on a channel region interposed between the n-type drain region and the n-type source region. The high voltage n-type well includes an n-type tunnel region, with a higher impurity concentration than that of the high voltage n-type well, inside a peripheral region formed so as to surround the p-type drift region.Type: GrantFiled: June 14, 2013Date of Patent: May 5, 2015Assignee: Rohm Co., Ltd.Inventor: Yasuhiro Miyagoe
-
Patent number: 9024377Abstract: A semiconductor device capable of reducing influences of adjacent word lines is provided in the present invention. The semiconductor device includes: a substrate, and a word line disposed in the substrate. The word line includes: a gate electrode, a gate dielectric layer disposed between the gate electrode and the substrate and at least one first charge trapping dielectric layer disposed adjacent to the gate electrode, wherein the first charge trapping dielectric layer comprises HfO2, TiO2, ZrO2, a germanium nanocrystal layer, an organic charge trapping material, HfSiOxNy, or MoSiOqNz.Type: GrantFiled: December 14, 2011Date of Patent: May 5, 2015Assignee: Nanya Technology Corp.Inventor: Shian-Jyh Lin
-
Patent number: 9024289Abstract: Semiconductor memory apparatus and a method of fabricating the same are provided. The semiconductor memory apparatus includes a semiconductor substrate in which a cell area and a peripheral area are defined, a plurality of pillars formed in the a cell area of the semiconductor substrate to a first depth, a stepped part formed in the peripheral area to a height corresponding to the first depth, a recessed part formed in the stepped part to a second depth, and a core switching device formed in the recessed part.Type: GrantFiled: October 9, 2013Date of Patent: May 5, 2015Assignee: SK Hynix Inc.Inventors: Dae Ho Rho, Jeong Tae Kim, Hyun Kyu Kim
-
Patent number: 9024425Abstract: The present invention discloses a discrete three-dimensional memory (3D-M). It comprises at least a 3D-array die and at least an integrated intermediate-circuit die comprising both a read/write-voltage generator (VR/VW-generator) and an address/data translator (A/D-translator). The intermediate-circuit die performs voltage, address and/or data conversion between the 3D-M core region and the host. Discrete 3D-M support multiple 3D-array dies.Type: GrantFiled: March 13, 2013Date of Patent: May 5, 2015Assignees: HangZhou HaiCun Information Technology Co., Ltd., Guobiao ZhangInventor: Guobiao Zhang
-
Patent number: 9018691Abstract: A nonvolatile memory structure includes a semiconductor substrate having thereon a first oxide define (OD) region, a second OD region and a third OD region arranged in a row. The first, second, and third OD regions are separated from one another by an isolation region. The isolation region includes a first intervening isolation region between the first OD region and the second OD region, and a second intervening isolation region between the second OD region and the third OD region. A select gate transistor is formed on the first OD region. A floating gate transistor is formed on the second OD region. The floating gate transistor is serially coupled to the select gate transistor. The floating gate transistor includes a floating gate that is completely overlapped with the underlying second OD region and is partially overlapped with the first and second intervening isolation regions.Type: GrantFiled: July 17, 2013Date of Patent: April 28, 2015Assignee: eMemory Technology Inc.Inventors: Wei-Ren Chen, Te-Hsun Hsu, Chih-Hsin Chen
-
Patent number: 9018690Abstract: A memory device, and method of make same, having a substrate of semiconductor material of a first conductivity type, first and second spaced-apart regions in the substrate of a second conductivity type, with a channel region in the substrate therebetween, a conductive floating gate over and insulated from the substrate, wherein the floating gate is disposed at least partially over the first region and a first portion of the channel region, a conductive second gate laterally adjacent to and insulated from the floating gate, wherein the second gate is disposed at least partially over and insulated from a second portion of the channel region, and a stressor region of embedded silicon carbide formed in the substrate underneath the second gate.Type: GrantFiled: September 28, 2012Date of Patent: April 28, 2015Assignee: Silicon Storage Technology, Inc.Inventors: Mandana Tadayoni, Nhan Do
-
Publication number: 20150108560Abstract: Some embodiments include a memory cell string having a body having a channel extending therein and in contact with a source/drain, a select gate adjacent to the body, a plurality of access lines adjacent to the body, and a dielectric in a portion of the body between the source/drain and a level corresponding to an end of the plurality of access lines most adjacent to the select gate. The dielectric in the portion of the body does not extend along an entire length of the body. Other embodiments are described and claimed.Type: ApplicationFiled: December 23, 2014Publication date: April 23, 2015Inventors: Haitao Liu, Akira Goda, Chandra Mouli, Krishna K. Parat
-
Publication number: 20150108559Abstract: A method of fabricating a tunnel oxide layer for a semiconductor memory device, the method comprising: fabricating on a substrate a first oxide layer by an in-situ-steam-generation process; and fabricating at least one further oxide layer by a furnace oxidation process, wherein during fabrication of the at least one further oxide layer, reactive gases penetrate the first oxide layer and react with the silicon substrate to form at least a first portion of the at least one further oxide layer beneath the first oxide layer.Type: ApplicationFiled: April 5, 2012Publication date: April 23, 2015Applicant: X-FAB Semiconductor Foundries AGInventors: Eng Gek Hee, Ka Siong Wisley Ung
-
Patent number: 9012969Abstract: A device isolation film has a first height in a first area and a second height higher than the first height in a second area. The first area includes a first end of a dummy memory transistor facing a memory string and a part of a device isolation film adjacent thereof. The second area includes a second end of the dummy memory transistor facing a select transistor and a part of the device isolation film adjacent thereof.Type: GrantFiled: September 20, 2011Date of Patent: April 21, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Takeshi Kamigaichi
-
Publication number: 20150102397Abstract: A memory device includes an N-channel transistor and a P-channel transistor. A word line is electrically connected to a drain terminal of the N-channel transistor, and a source terminal of the P-channel transistor. A first bit line is electrically connected to a source terminal of the N-channel transistor. A second bit line is electrically connected to a drain terminal of the P-channel transistor. Gate terminals of the N-channel transistor and the P-channel transistor are electrically connected and floating.Type: ApplicationFiled: December 18, 2014Publication date: April 16, 2015Inventors: Te-Liang Lee, Chin-Yuan Ko, Ming-Yih Wang
-
Publication number: 20150102396Abstract: Semiconductor devices suitable for narrow pitch applications and methods of fabrication thereof are described herein. In some embodiments, a semiconductor device may include a floating gate having a first width proximate a base of the floating gate that is greater than a second width proximate a top of the floating gate. In some embodiments, a method of shaping a material layer may include (a) oxidizing a surface of a material layer to form an oxide layer at an initial rate; (b) terminating formation of the oxide layer when the oxidation rate is about 90% or below of the initial rate; (c) removing at least some of the oxide layer by an etching process; and (d) repeating (a) through (c) until the material layer is formed to a desired shape. In some embodiments, the material layer may be a floating gate of a semiconductor device.Type: ApplicationFiled: October 16, 2014Publication date: April 16, 2015Inventors: UDAYAN GANGULY, YOSHITAKA YOKOTA, JING TANG, SUNDERRAJ THIRUPAPULIYUR, CHRISTOPHER SEAN OLSEN, SHIYU SUN, TZE WING POON, WEI LIU, JOHANES SWENBERG, VICKY U. NGUYEN, SWAMINATHAR SRINIVASAN, JACOB NEWMAN
-
Patent number: 9006811Abstract: One embodiment of a semiconductor device includes a fin on a first side of a semiconductor body. The semiconductor device further includes a body region of a second conductivity type in at least a part of the fin. The semiconductor device further includes a drain extension region of a first conductivity type, a source and a drain region of the first conductivity type, and a gate structure adjoining opposing walls of the fin. The body region and the drain extension region are arranged one after another between the source region and the drain region.Type: GrantFiled: December 3, 2012Date of Patent: April 14, 2015Assignee: Infineon Technologies Austria AGInventors: Andreas Meiser, Christian Kampen
-
Patent number: 9006812Abstract: In general, according to one embodiment, a nonvolatile semiconductor memory device includes a memory cell region and a peripheral region. The memory cell region includes first element isolation regions, first semiconductor regions, a first gate insulating film, a charge storage layer, a second gate insulating film, and a control gate electrode. The first element isolation regions separate a semiconductor layer and include a first insulating film. The first semiconductor regions are separated by the first element isolation regions. The peripheral region includes a second element isolation region a second insulating film. Each of the first element isolation regions includes a first and a second portion. A step is present between the first and the second portion. At least part of a side surface and a lower end of the second element isolation region are surrounded by the semiconductor layer.Type: GrantFiled: August 30, 2013Date of Patent: April 14, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Karin Takayama, Koichi Matsuno, Naoki Kai
-
Patent number: 8999786Abstract: Methods and structures for transistors having reduced source contact to gate spacings in semiconductor devices are disclosed. In one embodiment, a method of forming a transistor can include: forming a gate over an active area of the transistor; forming source and drain regions aligned to the gate in the active area; forming source and drain contacts over the source and drain regions, where a spacing from the gate to the source contact of the transistor is less than a spacing from the gate to the drain contact of the transistor; and using one or more modified masks for forming doping profiles for the source region and the drain region.Type: GrantFiled: March 20, 2008Date of Patent: April 7, 2015Assignee: Marvell International Ltd.Inventors: Albert Wu, Pantas Sutardja, Winston Lee, Peter Lee, Chien-Chuan Wei, Runzi Chang
-
Patent number: 8994089Abstract: In some embodiments, an interlayer polysilicon dielectric cap disposed atop a substrate having a first floating gate, a second floating gate and an isolation layer disposed between the first floating gate and the second floating gate may include: a first nitrogen containing layer disposed atop an upper portion and sidewalls of the first floating gate and second floating gate; a first oxygen containing layer disposed atop the first nitrogen containing layer and an upper surface of the isolation layer; a second nitrogen containing layer disposed atop an upper portion and sidewalls of the first oxygen containing layer; and a second oxygen containing layer disposed atop the second nitrogen containing layer and an upper surface of the first oxygen containing layer.Type: GrantFiled: November 11, 2011Date of Patent: March 31, 2015Assignee: Applied Materials, Inc.Inventors: Matthew S. Rogers, Klaus Schuegraf
-
Patent number: 8994180Abstract: A nonvolatile semiconductor memory includes a cell unit having a select gate transistor and a memory cell connected in series, a select gate line connected to the select gate transistor, and a word line connected to the memory cell. One end of the word line is bent to the select gate line side, and a fringe is connected between a bent point and a distal end of the word line.Type: GrantFiled: June 10, 2014Date of Patent: March 31, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Kamigaichi, Takeshi Murata, Itaru Kawabata
-
Patent number: 8994090Abstract: A nonvolatile semiconductor storage device including a memory cell region including a memory cell having a charge storing layer above a gate insulating film and a control electrode above the charge storing layer via an interelectrode insulating film; and a peripheral circuit region including a peripheral element having a first polysilicon and a first insulating film above the first polysilicon; wherein the charge storing layer includes a polysilicon doped with P-type impurity including a first upper region contacting the interelectrode insulating film and having a first doped layer doped with carbon or nitrogen, and at least a portion of a region below the first doped layer is neither doped with carbon nor nitrogen, and wherein the first polysilicon includes a second upper region contacting the first insulating film and having a second doped layer doped with carbon or nitrogen, the first and the second doped layers having equal thickness.Type: GrantFiled: September 12, 2013Date of Patent: March 31, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Wataru Sakamoto, Kazuma Takahashi, Hideto Takekida
-
Patent number: 8994095Abstract: A semiconductor memory device with a buried drain is provided. The device comprises a semiconductor substrate (107); one drain region (108) of a first doping type; two source regions (101a, 101b) of a second doping type; and a stacked gate provided on the semiconductor substrate for capturing electrons. A memory array formed by a plurality of semiconductor memory devices and a manufacturing method thereof are also provided. The semiconductor memory device has the advantages of small cell area, simple manufacturing process and the like. The manufacturing cost of the memory device is reduced and the storing density of the memory device is increased.Type: GrantFiled: December 24, 2010Date of Patent: March 31, 2015Assignee: Fudan UniversityInventors: Pengfei Wang, Qingqing Sun, Shijin Ding, Wei Zhang
-
Publication number: 20150084109Abstract: A semiconductor device includes a lower insulating pattern on a semiconductor substrate, a lower gate pattern on the lower insulating pattern and formed of a doped polysilicon layer, a residual insulating pattern with an opening exposing a portion of a top surface of the lower gate pattern, an upper gate pattern on the residual insulating pattern, the upper gate pattern filling the opening, and a diffusion barrier pattern in contact with the portion of the top surface of the lower gate pattern and extending between the residual insulating pattern and the upper gate pattern.Type: ApplicationFiled: December 5, 2014Publication date: March 26, 2015Inventors: Hauk Han, Yong-IL Kwon, JungSuk Oh, Tae sun Ryu, Jeonggil Lee
-
Patent number: 8987802Abstract: A memory cell including a control gate located over a floating gate region. The floating gate region includes discrete doped semiconducting or conducting regions separated by an insulator and the discrete doped semiconducting or conducting regions have a generally cylindrical shape or a quasi-cylindrical shape.Type: GrantFiled: February 28, 2013Date of Patent: March 24, 2015Assignee: SanDisk Technologies Inc.Inventors: Donovan Lee, James Kai, Vinod Purayath, George Matamis, Steven J. Radigan
-
Memory cells having a plurality of control gates and memory cells having a control gate and a shield
Patent number: 8987801Abstract: Various embodiments comprise apparatuses having a number of memory cells. In one such apparatus, each cell has a plurality of control gates. For example, each of two control gates is adjacent a respective side of a charge storage structure. In another apparatus, each cell has a control gate and a shield, such as where the control gate is adjacent one side of a charge storage structure and the shield is adjacent another side of the charge storage structure. Additional apparatuses and methods are described.Type: GrantFiled: January 27, 2014Date of Patent: March 24, 2015Assignee: Micron Technology, Inc.Inventor: Koji Sakui -
Patent number: 8987701Abstract: In one embodiment there is set forth a method comprising providing a semiconductor structure having an electrode, wherein the providing includes providing a phase transition material region and wherein the method further includes imparting energy to the phase transition material region to induce a phase transition of the phase transition material region. By inducing a phase transition of the phase transition material region, a state of the semiconductor structure can be changed. There is further set forth an apparatus comprising a structure including an electrode and a phase transition material region, wherein the apparatus is operative for imparting energy to the phase transition material region to induce a phase transition of the phase transition material region without the phase transition of the phase transition material region being dependent on electron transport through the phase transition material region.Type: GrantFiled: May 28, 2010Date of Patent: March 24, 2015Assignee: Cornell UniversityInventors: Sandip Tiwari, Ravishankar Sundararaman, Sang Hyeon Lee, Moonkyung Kim
-
Patent number: 8987829Abstract: A semiconductor device may include a p-channel semiconductor active region and an n-channel semiconductor active region. An element isolation insulating layer electrically isolates the p-channel semiconductor active region from the n-channel semiconductor active region. An insulating layer made of a different material, being in contact with both ends, in its channel length direction, of the p-channel semiconductor active region applies a compression stress in the channel length direction to a channel of the p-channel semiconductor active region. The p-channel semiconductor active region is surrounded by the insulating layer, in the channel length direction, of the p-channel semiconductor active region and by the element isolation insulating layer, parallel to the channel length direction, of the p-channel semiconductor active region. The n-channel semiconductor active region is surrounded by the element isolation insulating layer.Type: GrantFiled: April 10, 2008Date of Patent: March 24, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Shimooka, Takashi Izumida, Hiroki Okamoto
-
Publication number: 20150076582Abstract: A transistor is provided. The transistor includes a substrate, a gate electrode formed on the substrate, and multiple floating gates formed on the substrate. A fixed distance is designed between the adjacent floating gates. Wherein, the substrate, the multiple floating gates, and the gate electrode are separated by a plurality of active regions.Type: ApplicationFiled: March 3, 2014Publication date: March 19, 2015Applicant: National Tsing Hua UniversityInventors: Chrong-Jung Lin, Ya-Chin King
-
Publication number: 20150076583Abstract: A semiconductor device includes a substrate and memory cell transistors having a gate electrode above the substrate, and an oxide film. The gate electrode includes a charge storage layer above the substrate, a first insulating film on the charge storage layer, and a control gate electrode on the first insulating film, the control gate electrode including a metal film. The oxide film is disposed on the metal film.Type: ApplicationFiled: March 3, 2014Publication date: March 19, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shotaro MURATA, Kotaro NODA, Satoshi NAGASHIMA