Single Crystal Semiconductor Layer On Insulating Substrate (soi) Patents (Class 257/347)
-
Patent number: 10535556Abstract: A semiconductor device is disclosed, including a plurality of conductive features disposed over a substrate. A dielectric layer separates the conductive features. A conductive line is provided, connecting a subset of the conductive features. The conductive line includes a line-like portion and a line-end portion.Type: GrantFiled: December 13, 2018Date of Patent: January 14, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Yuan Ting, Jyu-Horng Shieh, Pei-Wen Huang
-
Patent number: 10529787Abstract: Disclosed are a backplane substrate, which is devised to attain circuit characteristics for realizing sufficient gradation even in smaller pixels of a super-high-resolution structure, a manufacturing method for the same, and an organic light-emitting display device using the same, inn the backplane substrate, a driving thin-film transistor has a stack structure different from that of other thin-film transistors so that only the S-factor of the driving thin-film transistor is increased.Type: GrantFiled: June 30, 2017Date of Patent: January 7, 2020Assignee: LG Display Co., Ltd.Inventors: Kum-Mi Oh, Shun-Young Yang, Min-Seong Yun
-
Patent number: 10529414Abstract: The present application provides a static random access memory (SRAM) cell. In one embodiment, the SRAM cell includes a first pass-gate field effect transistor (FET) and a first pull-up FET formed over at least one SiGe fin in a first N-type well (N-well) region; a second pass-gate FET and a second pull-up FET formed over at least one SiGe fin in a second N-well region; a first pull-down FET formed over one of a plurality of Si fins in a P-type well (P-well) region between the first and second N-well regions; and a second pull-down FET formed over another of the plurality of Si fins in the P-well region. Channel regions and source/drain regions of the first and second pass-gate FETs and the first and second pull-up FETs include SiGe alloys of different compositions or different impurity doping levels.Type: GrantFiled: May 31, 2018Date of Patent: January 7, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Jhon Jhy Liaw
-
Patent number: 10529613Abstract: A power device includes a substrate comprising a polycrystalline ceramic core, a first adhesion layer coupled to the polycrystalline ceramic core, a barrier layer coupled to the first adhesion layer, a bonding layer coupled to the barrier layer, and a substantially single crystal layer coupled to the bonding layer. The power device also includes a buffer layer coupled to the substantially single crystal layer and a channel region coupled to the buffer layer. The channel region comprises a first end, a second end, and a central portion disposed between the first end and the second end. The channel region also includes a channel region barrier layer coupled to the buffer layer. The power device further includes a source contact disposed at the first end of the channel region, a drain contact disposed at the second end of the channel region, and a gate contact coupled to the channel region.Type: GrantFiled: July 1, 2019Date of Patent: January 7, 2020Assignee: QROMIS, Inc.Inventors: Vladimir Odnoblyudov, Dilip Risbud, Ozgur Aktas, Cem Basceri
-
Patent number: 10529831Abstract: At least one method, apparatus and system providing semiconductor devices comprising a semiconductor substrate; a first fin and a second fin on the semiconductor substrate; a first epitaxial formation on the first fin and having an inner surface oriented toward the second fin and an outer surface oriented away from the second fin; a second epitaxial formation on the second fin and having an inner surface oriented toward the first fin and an outer surface oriented away from the first fin; and a conformal dielectric layer on at least portions of the inner and outer surfaces of the first epitaxial formation, on at least portions of the inner and outer surfaces of the first epitaxial formation and the second epitaxial formation, and merged between the inner surface of the first epitaxial formation and inner surface of the second epitaxial formation.Type: GrantFiled: August 3, 2018Date of Patent: January 7, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Qun Gao, Matthew W. Stoker, Haigou Huang
-
Patent number: 10522536Abstract: Structures and formation methods of a semiconductor device are provided. The semiconductor device includes a substrate and a first fin structure and a second fin structure over the substrate. The semiconductor device also includes a first gate stack and a second gate stack partially covering the first fin structure and the second fin structure, respectively, and a stack structure over the substrate. The stack structure is between the first gate stack and the second gate stack. The stack structure includes a semiconductor layer over the substrate and a protection layer over the semiconductor layer.Type: GrantFiled: August 3, 2016Date of Patent: December 31, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Che-Cheng Chang, Chih-Han Lin, Horng-Huei Tseng
-
Patent number: 10522687Abstract: A semiconductor device includes a channel structure that includes a first oxide layer, a second oxide layer, and a channel region between the first oxide layer and the second oxide layer. The semiconductor device includes a first gate structure proximate to at least three sides of the channel structure. The semiconductor device includes a second gate structure proximate to at least a fourth side of the channel structure.Type: GrantFiled: January 24, 2018Date of Patent: December 31, 2019Assignee: QUALCOMM IncorporatedInventors: Ravi Pramod Kumar Vedula, Stephen Alan Fanelli, Farid Azzazy
-
Patent number: 10522347Abstract: A method for manufacturing a sputtering target with which an oxide semiconductor film with a small amount of defects can be formed is provided. Alternatively, an oxide semiconductor film with a small amount of defects is formed. A method for manufacturing a sputtering target is provided, which includes the steps of: forming a polycrystalline In-M-Zn oxide (M represents a metal chosen among aluminum, titanium, gallium, yttrium, zirconium, lanthanum, cesium, neodymium, and hafnium) powder by mixing, sintering, and grinding indium oxide, an oxide of the metal, and zinc oxide; forming a mixture by mixing the polycrystalline In-M-Zn oxide powder and a zinc oxide powder; forming a compact by compacting the mixture; and sintering the compact.Type: GrantFiled: March 7, 2017Date of Patent: December 31, 2019Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Masashi Tsubuku, Masashi Oota, Yoichi Kurosawa, Noritaka Ishihara
-
Patent number: 10522711Abstract: A manufacturing method of a quantum dot, a light-emitting material, a light-emitting device, and a display apparatus are provided. The manufacturing method of a quantum dot includes the following steps. A first solution including at least one element selected from the group consisting of an element in Group XII and an element in Group XIII is provided. A second solution including at least one element selected from the group consisting of an element in Group XV and an element in Group XVI is provided. The first solution and the second solution are mixed. A thermal treatment is performed on the mixed solution. A range of the heating rate of the thermal treatment is 2° C./min to 10° C./min.Type: GrantFiled: August 3, 2018Date of Patent: December 31, 2019Assignee: Chi Mei CorporationInventor: Wei-Ta Chen
-
Patent number: 10522683Abstract: An embodiment includes an apparatus comprising: a transistor including an epitaxial source, a channel, and an epitaxial drain; a fin that includes the channel, the channel including a long axis and a short axis; a source contact corresponding to the source; and a drain contact corresponding to the drain; wherein (a) an additional axis intersects each of the source contact, the source, the drain, and the drain contact, and (b) the additional axis is parallel to the long axis. Other embodiments are described herein.Type: GrantFiled: April 25, 2018Date of Patent: December 31, 2019Assignee: Intel CorporationInventors: Raseong Kim, Uygar Avci, Ian Young
-
Patent number: 10522586Abstract: According to one example, a device includes a semiconductor substrate. The device further includes a plurality of color filters disposed above the semiconductor substrate. The device further includes a plurality of micro-lenses disposed above the set of color filters, each micro-lens of the plurality of micro-lenses being configured to direct light radiation. The device further includes a structure that is configured to block light radiation that is traveling towards a region between adjacent micro-lenses. The structure and the color filters are level at respective top surfaces and bottom surfaces thereof.Type: GrantFiled: April 27, 2018Date of Patent: December 31, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chin-Min Lin, Ching-Chun Wang, Dun-Nian Yaung, Chun-Ming Su, Tzu-Hsuan Hsu
-
Patent number: 10522759Abstract: A method for manufacturing a display unit is provided, and the method includes forming a first insulating film, forming a plurality of first electrodes on the first insulating film, forming a second insulating film on the first electrodes, forming a plurality of openings corresponding to the first electrodes, forming a plurality of organic layers formed in a shape of a stripe having notch parts, forming a second electrode on the organic layer having the notch parts is formed, and forming a protective film on the second electrode.Type: GrantFiled: December 14, 2016Date of Patent: December 31, 2019Assignee: SONY CORPORATIONInventor: Masaru Yamaguchi
-
Patent number: 10515698Abstract: The ferroelectric memory device includes a substrate having a base doped region doped with a dopant of a first conductivity type and a trench disposed in the base doped region having an inner wall with a bottom and sidewalls. Also, the ferroelectric memory device includes a ferroelectric gate insulation layer, disposed along the inner wall of the trench, a gate electrode layer disposed on the ferroelectric gate insulation layer inside the trench, and a source region and a drain region, disposed in the substrate at respective ends of the trench and doped with a dopant of a second conductivity type. The ferroelectric memory device also includes a conductive well region, doped with a dopant of the second conductivity type. The conductive well region is disposed in the base doped region and spaced apart from the ferroelectric gate insulation layer.Type: GrantFiled: January 31, 2018Date of Patent: December 24, 2019Assignee: SK hynix Inc.Inventor: Joong Sik Kim
-
Patent number: 10516036Abstract: Semiconductor device structures comprising a spacer feature having multiple spacer layers are provided. In one example, a semiconductor device includes an active area on a substrate, the active area comprising a source/drain region, a gate structure over the active area, the source/drain region being proximate the gate structure, a spacer feature having a first portion along a sidewall of the gate structure and having a second portion along the source/drain region, wherein the first portion of the spacer feature comprises a bulk spacer layer along the sidewall of the gate structure, wherein the second portion of the spacer feature comprises the bulk spacer layer and a treated seal spacer layer, the treated seal spacer layer being disposed along the source/drain region and between the bulk spacer layer and the source/drain region, and a contact etching stop layer on the spacer feature.Type: GrantFiled: September 19, 2019Date of Patent: December 24, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wan-Yi Kao, Chung-Chi Ko
-
Patent number: 10515959Abstract: An embodiment method includes forming first dummy gate stack and a second dummy gate stack over a semiconductor fin. A portion of the semiconductor fin is exposed by an opening between the first dummy gate stack and the second dummy gate stack. The method further includes etching the portion of the semiconductor fin to extend the opening into the semiconductor fin. A material of the semiconductor fin encircles the opening in a top-down view of the semiconductor fin. The method further includes epitaxially growing a source/drain region in the opening on the portion of the semiconductor fin.Type: GrantFiled: November 30, 2018Date of Patent: December 24, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Che-Cheng Chang, Chih-Han Lin, Horng-Huei Tseng
-
Patent number: 10516038Abstract: In a method for manufacturing a semiconductor device by using a gate replacement technology, a gate space constituted by dielectric material portions, in which a semiconductor fin channel layer is exposed, is formed. The surfaces of the dielectric material portions are made hydrophobic. A first dielectric layer is formed on the semiconductor fin channel layer, while maintaining the surfaces of the dielectric material portions hydrophobic. A surface of the formed first dielectric layer is hydrophilic. A first conductive layer is formed over the first dielectric layer, while maintaining the surfaces of the dielectric material portions hydrophobic. A second conductive layer is formed over the first conductive layer and on the hydrophobic surfaces of the dielectric material portions, thereby filling the gate space.Type: GrantFiled: July 30, 2018Date of Patent: December 24, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Tetsu Ohtou, Yusuke Oniki
-
Patent number: 10515793Abstract: A device includes a fin structure, a dielectric layer, a gate a spacer, and an epitaxy structure. The dielectric layer is over the fin structure. The gate is over the dielectric layer. The spacer is on a sidewall of the gate. The spacer has a thickness along a direction parallel to a longitudinal axis of the fin structure, and a distance along the direction from an outer sidewall of the spacer to an end surface of the fin structure is greater than the thickness of the spacer. The epitaxy structure is in contact with the fin structure.Type: GrantFiled: March 14, 2018Date of Patent: December 24, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Che-Cheng Chang, Chih-Han Lin, Horng-Huei Tseng
-
Patent number: 10510619Abstract: The present disclosure provides a method for manufacturing a semiconductor structure. The method includes following operations. A plurality of fin structures and a plurality of trenches are formed over a semiconductor substrate, wherein the fin structures are spaced apart by the trenches, and the fin structures are covered by a mask layer. A dielectric layer is formed over the substrate, wherein the dielectric layer is in the plurality of trenches. The dielectric layer is annealed. A plurality of dopants in the dielectric layer are formed when the fin structures are covered by the mask layer.Type: GrantFiled: January 8, 2018Date of Patent: December 17, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yu-Chang Lin, Shih-Hsiang Chiu, Tien-Shun Chang, Chun-Feng Nieh, Huicheng Chang
-
Patent number: 10510743Abstract: An Electro-Static-Discharge (ESD) protection device has a Fin Field-Effect Transistor (FinFET) with a silicon fin with a step separating a top fin and a bottom fin. The gate wraps around the top fin but not the bottom fin. Normal gate-controlled channel conduction occurs in the top fin between a source and a drain in the top fin. Underneath the conducting channel is a buried conducting region in the bottom fin that conducts after a breakdown voltage is reached during ESD. A ledge, abrupt slope change in the sidewalls of the fin, or a doping increase occurs at the step between the top fin and bottom fin. The bottom fin is 2-3 times wider than the top fin, causing the resistance of the buried conducting region to be 2-3 times less than the resistance of the conducting channel, steering breakdown current away from the channel, reducing failures during breakdown.Type: GrantFiled: July 18, 2017Date of Patent: December 17, 2019Assignee: Hong Kong Applied Science and Technology Research Institute Company, LimitedInventors: Xiaoyong Han, Xiao Huo, Shuli Pan
-
Patent number: 10510888Abstract: A method of manufacturing a semiconductor device includes forming an alloy semiconductor material layer comprising a first element and a second element on a semiconductor substrate. A mask is formed on the alloy semiconductor material layer to provide a masked portion and an unmasked portion of the alloy semiconductor material layer. The unmasked portion of the alloy semiconductor material layer not covered by the mask is irradiated with radiation from a radiation source to transform the alloy semiconductor material layer so that a surface region of the unmasked portion of the alloy semiconductor material layer has a higher concentration of the second element than an internal region of the unmasked portion of the alloy semiconductor material layer. The surface region surrounds the internal region.Type: GrantFiled: July 7, 2017Date of Patent: December 17, 2019Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., NATIONAL TAIWAN UNIVERSITYInventors: Fang-Liang Lu, I-Hsieh Wong, Shih-Ya Lin, CheeWee Liu, Samuel C. Pan
-
Patent number: 10511300Abstract: Provided is a semiconductor device for radio frequency switch that includes an SOI substrate and a gate electrode. The SOI substrate includes a buried oxide film and a semiconductor layer on a carrier substrate. The gate electrode is provided on the semiconductor layer. The semiconductor layer includes a first area below the gate electrode and a second area other than the first area. A third area is provided in at least part of the second area. A fourth area is provided in at least part of the first area. The fourth area has a different thickness from a thickness of the third area.Type: GrantFiled: July 3, 2019Date of Patent: December 17, 2019Assignee: SONY CORPORATIONInventor: Atsushi Kuranouchi
-
Patent number: 10510857Abstract: A method for manufacturing a thin film transistor includes: forming a source electrode and a first insulation pattern, where an orthographic projection of the first insulation pattern at a substrate is within an orthographic projection of the source electrode at the substrate; forming an active layer, a second insulation pattern and a gate electrode on the substrate, an exposed portion of the source electrode not covered by the first insulation pattern and the first insulation pattern; exposing a first portion of the action layer on the first insulation pattern by removing parts of the gate electrode and the second insulation pattern; and performing a plasma treatment to the exposed first portion, thereby forming a drain electrode.Type: GrantFiled: January 9, 2018Date of Patent: December 17, 2019Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Xinhong Lu, Ke Wang, Wei Yang
-
Patent number: 10510751Abstract: Embodiments of the disclosure provide a semiconductor device including a substrate, an insulating layer formed over the substrate, a plurality of fins formed vertically from a surface of the substrate, the fins extending through the insulating layer and above a top surface of the insulating layer, a gate structure formed over a portion of fins and over the top surface of the insulating layer, a source/drain structure disposed adjacent to opposing sides of the gate structure, the source/drain structure contacting the fin, a dielectric layer formed over the insulating layer, a first contact trench extending a first depth through the dielectric layer to expose the source/drain structure, the first contact trench containing an electrical conductive material, and a second contact trench extending a second depth into the dielectric layer, the second contact trench containing the electrical conductive material, and the second depth is greater than the first depth.Type: GrantFiled: August 25, 2017Date of Patent: December 17, 2019Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wen-Che Tsai, Min-Yann Hsieh, Hua Feng Chen, Kuo-Hua Pan
-
Patent number: 10510820Abstract: To make it possible to improve display quality more. Provided is a display device including: a pixel unit in which a plurality of pixel circuits (PIX_A, PIX_B, PIX_C) each of which includes a light emitting element and a driving circuit configured to drive the light emitting element are arranged in a matrix form. In a diffusion layer in which transistors included in the driving circuits of the pixel circuits (PIX_A, PIX_B, PIX_C) are formed, an electricity supply region (223) that is an active area for supplying an electric potential to a well is provided between mutually adjacent ones of the pixel circuits (PIX_A, PIX_B, PIX_C).Type: GrantFiled: July 27, 2017Date of Patent: December 17, 2019Assignee: Sony Semiconductor Solutions CorporationInventors: Naobumi Toyomura, Takuma Fujii
-
Patent number: 10510775Abstract: On a semiconductor substrate having an SOI region and a bulk silicon region formed on its upper surface, epitaxial layers are formed in source and drain regions of a MOSFET formed in the SOI region, and no epitaxial layer is formed in source and drain regions of a MOSFET formed in the bulk silicon region. By covering the end portions of the epitaxial layers with silicon nitride films, even when diffusion layers are formed by implanting ions from above the epitaxial layers, it is possible to prevent the impurity ions from being implanted down to a lower surface of a silicon layer.Type: GrantFiled: September 5, 2017Date of Patent: December 17, 2019Assignee: Renesas Electronics CorporationInventors: Takaaki Tsunomura, Yoshiki Yamamoto, Masaaki Shinohara, Toshiaki Iwamatsu, Hidekazu Oda
-
Patent number: 10510835Abstract: A semiconductor device comprises a source/drain diffusion area, and a first doped region. The source/drain diffusion area is defined between a first isolation structure and a second isolation structure. The source/drain diffusion area includes a source region, a drain region, and a device channel. The device channel is between the source region and the drain region. The first doped region is disposed along a first junction between the device channel and the first isolation structure in a direction from the source region to the drain region. The first doped region is separated from at least one of the source region and the drain region, and has a dopant concentration higher than that of the device channel. The semiconductor device of the present disclosure has low random telegraph signal noise and fewer defects.Type: GrantFiled: April 27, 2018Date of Patent: December 17, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Kuo-Yu Chou, Seiji Takahashi, Shang-Fu Yeh, Chih-Lin Lee, Chin Yin, Calvin Yi-Ping Chao
-
Patent number: 10510876Abstract: A novel doping technology for semiconductor wafers has been developed, referred to as a “quantum doping” process that permits the deposition of only a fixed, controlled number of atoms in the form of a monolayer in a substitutional condition where only unterminated surface bonds react with the dopant, thus depositing only a number of atoms equal to the atomic surface density of the substrate material. This technique results in providing a “quantized” set of possible dopant concentration values that depend only on the additional number of layers of substrate material formed over the single layer of dopant atoms.Type: GrantFiled: December 7, 2017Date of Patent: December 17, 2019Inventor: Anatoly Feygenson
-
Patent number: 10504921Abstract: Complementary high-voltage bipolar transistors in silicon-on-insulator (SOI) integrated circuits is disclosed. In one disclosed embodiment, a collector region is formed in an epitaxial silicon layer disposed over a buried insulator layer. A base region and an emitter are disposed over the collector region. An n-type region is formed under the buried insulator layer (BOX) by implanting donor impurity through the active region of substrate and BOX into a p-substrate. Later in the process flow this n-type region is connected from the top by doped poly-silicon plug and is biased at Vcc. In this case it will deplete lateral portion of PNP collector region and hence, will increase its BV.Type: GrantFiled: March 21, 2017Date of Patent: December 10, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Alexei Sadovnikov, Jeffrey A. Babcock
-
Patent number: 10504730Abstract: A method for bonding a first substrate with a second substrate at respective contact faces of the substrates with the following steps: holding the first substrate to a first sample holder surface of a first sample holder with a holding force FH1 and holding the second substrate to a second sample holder surface of a second sample holder with a holding force FH2; contacting the contact faces at a bond initiation point and heating at least the second sample holder surface to a heating temperature TH; bonding of the first substrate with the second substrate along a bonding wave running from the bond initiation point to the side edges of the substrates, wherein the heating temperature TH is reduced at the second sample holder surface during the bonding.Type: GrantFiled: September 6, 2018Date of Patent: December 10, 2019Assignee: EV Group E. Thallner GmbHInventors: Florian Kurz, Thomas Wagenleitner, Thomas Plach, Jurgen Markus Suss
-
Patent number: 10504894Abstract: A semiconductor device includes a fin-type pattern extending in a first direction, a device isolation film surrounding the fin-type pattern, while exposing an upper portion of the fin-type pattern, a gate electrode extending on the device isolation film and the fin-type pattern in a second direction intersecting the first direction, a gate isolation film isolating the gate electrode in the second direction, and including a first material and on the device isolation film, an interlayer insulating film filling a side surface of the fin-type pattern and including a second material different from the first material.Type: GrantFiled: December 6, 2016Date of Patent: December 10, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Seung Hyun Song, Yoon Suk Kim, Kyu Baik Chang, Ui Hui Kwon, Yo Han Kim, Jong Chol Kim, Chang Wook Jeong
-
Patent number: 10504983Abstract: A thin film transistor, a method for manufacturing the same, an array substrate, and a display device are provided. The thin film transistor includes a substrate; a gate electrode, a gate insulating layer, an active layer, a source electrode, and a drain electrode provided on the substrate; wherein the active layer includes a source region, a drain region, and a channel region between the source region and the drain region, the channel region having a bending pattern.Type: GrantFiled: September 15, 2017Date of Patent: December 10, 2019Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Yanzhao Li, Hu Meng, Defeng Mao
-
Patent number: 10504798Abstract: Gate isolation methods and structures leverage the formation of a sidewall spacer layer within a recess formed in an organic planarization layer. The spacer layer enables precise alignment of the cut region of a sacrificial gate, which may be backfilled with an isolation layer. By forming the isolation layer after a reliability anneal of the gate dielectric and after formation of a first work function metal layer, both the desired critical dimension (CD) and alignment of the isolation layer can be achieved.Type: GrantFiled: February 15, 2018Date of Patent: December 10, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Ruilong Xie, Chanro Park, Laertis Economikos, Andrew Greene, Siva Kanakasabapathy, John R. Sporre
-
Patent number: 10497703Abstract: At least one method, apparatus and system disclosed involves forming a finFET device having silicon and silicon germanium fins. The method includes: forming an n-doped and a p-doped region in a semiconductor wafer; forming a layer of silicon above both the those regions; removing a portion of the silicon layer above the p-doped region to create a first recess; forming a layer of silicon germanium in the first recess; etching away at least a portion of the silicon layer and the underlying p-doped region; etching away at least a portion of the silicon germanium layer and the underlying n-doped region; forming fins from the unetched silicon and silicon germanium layers; and forming a shallow trench isolation dielectric in the etched away portion of the silicon layer and the underlying p-doped region and in the etched away portion of the silicon germanium layer and the underlying n-doped region.Type: GrantFiled: February 12, 2018Date of Patent: December 3, 2019Assignee: GLOBALFOUNDRIES INC.Inventor: David Paul Brunco
-
Patent number: 10498991Abstract: The invention relates to a HDR pixel comprising a photo-sensitive element; a detector node connected to the photo-sensitive element; a reset switch connected to the detector node for resetting the detector node to a predetermined voltage; a buffer amplifier having an input connected to the detector node; a selecting transistor operable to select said pixel during a read out process; an intrinsic parasitic capacitance originated from at least one of the photo-sensitive element, the detector node, the reset switch, the buffer amplifier, the selecting transistor and operable to store the minority carriers generated by the photo-sensitive element; characterized in that the pixel further comprises a dual-mode capacitance having an input connected to the detector node and being operable in storing and destoring modes, for storing the generated minority carriers while being in the storing mode and destoring the minority carriers into the parasitic capacitance, while being in the destoring mode.Type: GrantFiled: July 6, 2015Date of Patent: December 3, 2019Assignee: Sony Depthsensing Solutions SA/NVInventor: Ward Van Der Tempel
-
Patent number: 10495603Abstract: The present disclosure relates to semiconductor structures and, more particularly, to high performance ion sensitive field effect transistor (ISFET) with ferroelectric material and methods of manufacture. The structure includes: a substrate comprising a doped region; a gate dielectric material over the doped region; a ferroelectric material over the gate dielectric material; and a sensing membrane over the ferroelectric material.Type: GrantFiled: May 11, 2018Date of Patent: December 3, 2019Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Shyue Seng Tan, Kiok Boone Elgin Quek, Eng Huat Toh, Lanxiang Wang
-
Patent number: 10497577Abstract: A method includes forming a semiconductor capping layer over a first fin in a first region of a substrate, forming a dielectric layer over the semiconductor capping layer, and forming an insulation material over the dielectric layer, an upper surface of the insulation material extending further away from the substrate than an upper surface of the first fin. The method further includes recessing the insulation material to expose a top portion of the first fin, and forming a gate structure over the top portion of the first fin.Type: GrantFiled: November 1, 2017Date of Patent: December 3, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yin Wang, Hung-Ju Chou, Jiun-Ming Kuo, Wei-Ken Lin, Chun Te Li
-
Patent number: 10490477Abstract: A semiconductor device includes a substrate, a thermal conduction layer on the substrate, a first wire pattern on the thermal conduction layer, a first semiconductor pattern a second semiconductor pattern, and a gate electrode between the first semiconductor pattern and the second semiconductor pattern. The gate electrode surrounds a periphery of the first wire pattern. A concentration of impurity of the thermal conduction layer is different from that of the substrate. The first wire pattern includes a first end and a second end. The concentration of impurity contained in the first wire pattern is higher than that contained in the thermal conduction layer and that contained in the substrate. The first semiconductor pattern is in contact with the first end of the first wire pattern and the thermal conduction layer. The second semiconductor pattern is in contact with the second end of the first wire pattern.Type: GrantFiled: May 30, 2016Date of Patent: November 26, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyun-Chul Sagong, Sang-Woo Pae, Seung-Jin Choo
-
Patent number: 10490457Abstract: The present disclosure provides FinFET structures and fabrication methods thereof. An exemplary fabrication method includes providing a substrate having a first region and a second region; forming a first well region in first region and a second well region in the second region; forming at least one first fin in the first region and at least one second fin in the second region; forming a first doped layer covering the first fin; forming a second doped layer covering the second fin; forming first doped sidewall spacers on side surfaces of the first fin and second doped sidewall spacers on side surfaces of the second fin by a mask-less etching process; and performing a thermal annealing process to the first doped sidewall spacers and the second doped sidewall spacers to form a third well region in the first fin and a fourth well region in the second fin, respectively.Type: GrantFiled: August 16, 2016Date of Patent: November 26, 2019Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Yong Li
-
Patent number: 10490496Abstract: This invention is to improve a performance of a semiconductor device. The semiconductor device includes a semiconductor substrate, a p-type well region formed in the semiconductor substrate, a first insulating layer formed over the p-type well region, a semiconductor layer formed over the first insulating layer, a second insulating layer formed over the semiconductor layer, and a conductor layer formed over the second insulating layer. A first capacitive element is comprised of the semiconductor layer, the second insulating layer, and the conductor layer, while a second capacitive element is comprised of the p-type well region, the first insulating layer, and the semiconductor layer, in which each of the semiconductor substrate and the semiconductor layer includes a single crystal silicon layer.Type: GrantFiled: February 24, 2018Date of Patent: November 26, 2019Assignee: Renesas Electronics CorporationInventors: Yoshiyuki Kawashima, Takashi Hashimoto
-
Patent number: 10490635Abstract: In a semiconductor substrate having a silicon carbide substrate and an epitaxial film, a concentration ratio between a hydrogen concentration in the silicon carbide substrate and a hydrogen concentration in the epitaxial film is in a range between 0.2 and 5, preferably in a range between 0.5 and 2. Thus, hydrogen diffusion at a boundary position between the epitaxial film and the SiC substrate is restricted. Further, it is possible to prepare the semiconductor substrate for restricting the reduction of the hydrogen concentration. Thus, it is possible to improve the properties of the SiC semiconductor device using the semiconductor substrate, for example, the bipolar device such as a PN diode.Type: GrantFiled: January 12, 2017Date of Patent: November 26, 2019Assignee: DENSO CORPORATIONInventor: Naohiro Sugiyama
-
Patent number: 10490573Abstract: The present invention provides a manufacturing method of an array substrate, comprising a step of forming insulation layers in a driving area and a display area of the array substrate, wherein thin film transistors are provided in both the display area and the driving area; the insulation layers are arranged between gate electrodes and active layers of the thin film transistors. A thickness of the insulation layer of the thin film transistor in the driving area is larger than a thickness of the insulation layer of the thin film transistor in the display area.Type: GrantFiled: November 29, 2017Date of Patent: November 26, 2019Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Cuili Gai, Xiaodi Liu
-
Patent number: 10483153Abstract: An integrated circuit includes a semiconductor substrate, an isolation region, a first active component and at least one deep trench isolation structure. The isolation region is in the semiconductor substrate. The first active component is on the semiconductor substrate. The deep trench isolation structure extends from a bottom of the isolation region toward a bottom of the semiconductor substrate. The deep trench isolation structure has at least one air void therein.Type: GrantFiled: January 31, 2018Date of Patent: November 19, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Hua Yen, Ching-Hung Kao, Po-Jen Wang, Tsung-Han Tsai
-
Patent number: 10481444Abstract: The present disclosure provides an array substrate, a display panel and a display device. The array substrate includes a display region and a non-display region surrounding the display region. The array substrate further includes a plurality of gate lines, a plurality of data lines, and a plurality of common electrode lines. The plurality of data lines and the plurality of gate lines define a plurality of pixel units at the display region, and each pixel unit includes a pixel electrode. At least one of the plurality of common electrode lines includes a main line and a branch line located at at least one side of the main line, and at least a part of the branch lines are located at an inner side of a periphery of the display region.Type: GrantFiled: May 12, 2017Date of Patent: November 19, 2019Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Jianbo Xian, Hongfei Cheng, Yong Qiao, Yongda Ma
-
Patent number: 10475817Abstract: A thin-film transistor (TFT) array substrate is provided. The TFT array substrate includes a base substrate, a semiconductor layer disposed on the base substrate, an insulating layer disposed on the semiconductor layer, and a gate electrode disposed on the insulating layer. A top surface of a portion of the insulating layer overlapping the semiconductor layer in a plan view of the base substrate and a top surface of the gate electrode are placed on the same level.Type: GrantFiled: May 4, 2018Date of Patent: November 12, 2019Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Byoung Kwon Choo, Joon Hwa Bae, Hyun Jin Cho, Jun Hyuk Cheon, Zi Yeon Yoon, Woo Jin Cho, Sung Hwan Choi, Jeong Hye Choi
-
Patent number: 10461177Abstract: Confined epitaxial regions for semiconductor devices and methods of fabricating semiconductor devices having confined epitaxial regions are described. For example, a semiconductor structure includes a plurality of parallel semiconductor fins disposed above and continuous with a semiconductor substrate. An isolation structure is disposed above the semiconductor substrate and adjacent to lower portions of each of the plurality of parallel semiconductor fins. An upper portion of each of the plurality of parallel semiconductor fins protrudes above an uppermost surface of the isolation structure. Epitaxial source and drain regions are disposed in each of the plurality of parallel semiconductor fins adjacent to a channel region in the upper portion of the semiconductor fin. The epitaxial source and drain regions do not extend laterally over the isolation structure.Type: GrantFiled: January 10, 2018Date of Patent: October 29, 2019Assignee: Intel CorporationInventors: Szuya S. Liao, Michael L. Hattendorf, Tahir Ghani
-
Patent number: 10453409Abstract: The present invention provides a driving circuit and a display device. The driving circuit is disposed on a substrate of the display device. The driving circuit includes thin film transistors (TFTs), a capacitor and clock signal lines. Each of the TFTs includes a gate, a source and a drain. The capacitor is coupled to at least one of the TFTs, and includes a first and a second electrode. The material of the first and the second electrode includes a transparent conductive material. The clock signal lines extend along a first direction. The source and the drain of at least two of the TFTs respectively extend along a second direction. The angle between the first direction and the second direction is between 80 degrees and 100 degrees. At least a partial structure of the capacitor is located in a gap between adjacent ones of the TFTs.Type: GrantFiled: August 15, 2016Date of Patent: October 22, 2019Assignee: HannStar Display CorporationInventors: Tean-Sen Jen, Sung-Chun Lin, Hsuan-Chen Liu, Chien-Ting Chan
-
Patent number: 10453927Abstract: In a transistor including an oxide semiconductor film, movement of hydrogen and nitrogen to the oxide semiconductor film is suppressed. Further, in a semiconductor device using a transistor including an oxide semiconductor film, a change in electrical characteristics is suppressed and reliability is improved. A transistor including an oxide semiconductor film and a nitride insulating film provided over the transistor are included, and an amount of hydrogen molecules released from the nitride insulating film by thermal desorption spectroscopy is less than 5×1021 molecules/cm3, preferably less than or equal to 3×1021 molecules/cm3, more preferably less than or equal to 1×1021 molecules/cm3, and an amount of ammonia molecules released from the nitride insulating film by thermal desorption spectroscopy is less than 1×1022 molecules/cm3, preferably less than or equal to 5×1021 molecules/cm3, more preferably less than or equal to 1×1021 molecules/cm3.Type: GrantFiled: January 18, 2018Date of Patent: October 22, 2019Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toshinari Sasaki, Takashi Hamochi, Toshiyuki Miyamoto, Masafumi Nomura, Junichi Koezuka, Kenichi Okazaki
-
Patent number: 10447344Abstract: Improved Radio Frequency (RF) switches are provided herein. According to one aspect, an RF switch comprises one or more stages. In one embodiment, each stage comprises a signal input terminal, a signal output terminal, a control input terminal, and a switching device having a first terminal connected to the signal input terminal, a second terminal connected to the signal output terminal, and a third terminal for controlling the on/off state of the switching device. Each stage includes a first resistor connected in series between the control input terminal and the third terminal, a first bypass switch for electrically bypassing the first resistor, and a second resistor connected in series between the signal input terminal and the signal output terminal. The first resistors form a first bias network, the second resistors form a second bias network, and the switching devices are connected in series.Type: GrantFiled: January 9, 2017Date of Patent: October 15, 2019Assignee: Qorvo US, Inc.Inventors: Baker Scott, George Maxim, Dirk Robert Walter Leipold, Eric K. Bolton, Daniel Charles Kerr, Hideya Oshima
-
Patent number: 10446647Abstract: A method of fabricating a vertical fin field effect transistor with a strained channel, including, forming a strained vertical fin on a substrate, forming a plurality of gate structures on the strained vertical fin, forming an interlevel dielectric on the strained vertical fin, forming a source/drain contact on the vertical fin adjacent to each of the plurality of gate structures, and selectively removing one or more of the source/drain contacts to form a trench adjacent to a gate structure.Type: GrantFiled: October 23, 2017Date of Patent: October 15, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Zhenxing Bi, Kangguo Cheng, Juntao Li, Peng Xu
-
Patent number: 10446452Abstract: A method and structure to enable reliable dielectric spacer endpoint detection by utilizing a sacrificial spacer fin are provided. The sacrificial spacer fin that is employed has a same pitch as the pitch of each semiconductor fin and the same height as the dielectric spacers on the sidewalls of each semiconductor fin. Exposed portions of the sacrificial spacer fin are removed simultaneously during a dielectric spacer reactive ion etch (RIE). The presence of the sacrificial spacer fin improves the endpoint detection of the spacer RIE and increases the endpoint signal intensity.Type: GrantFiled: April 17, 2017Date of Patent: October 15, 2019Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ryan O. Jung, Fee Li Lie, Eric R. Miller, Jeffrey C. Shearer, John R. Sporre, Sean Teehan