For Protecting Against Gate Insulator Breakdown Patents (Class 257/356)
-
Patent number: 7205613Abstract: An IC package substrate having integral ESD protection features and elements and a method for construction of the same are disclosedType: GrantFiled: January 7, 2005Date of Patent: April 17, 2007Assignee: Silicon PipeInventors: Joseph C. Fjelstad, Kevin P. Grundy
-
Patent number: 7205612Abstract: A device and method are described for forming a grounded gate NMOS (GGNMOS) device used to provide protection against electrostatic discharge (ESD) in an integrated circuit (IC). The device is achieved by adding n-wells below the source and drain regions. By tailoring the dopant concentration profiles of the p-well and n-wells provided in the fabrication process, peak dopant concentrations are moved below the silicon surface. This moves ESD conduction deeper into the IC where thermal conductivity is improved, thereby avoiding thermal damage occurring with surface conduction. The device does not require a salicidation block or additional implantation and uses standard NMOS fabrication processing steps, making it advantageous over prior art solutions.Type: GrantFiled: November 1, 2004Date of Patent: April 17, 2007Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Jun Cai, Keng Foo Lo
-
Patent number: 7202532Abstract: An integrated circuit includes at least two circuit components formed on a common semiconductor substrate. Each circuit component has a self-contained supply voltage system. Coupling circuits couple the supply voltage systems for the at least two circuit components. Each coupling circuit includes at least one transistor having a base formed by or within the substrate itself; more specifically, by or within a region of the substrate contiguous with collector doping zones and emitter doping zones of the transistor. The resistance between the transistor base and the potentials of the two supply voltage systems coupled by each of the coupling circuits is the intrinsic resistance of the substrate between the region forming the base and one of each contact doping zone conductively connected to the collector or emitter through a metallization applied to the substrate.Type: GrantFiled: January 20, 2004Date of Patent: April 10, 2007Assignee: Micronas GmbHInventors: Martin Czech, Erwe Reinhard
-
Patent number: 7196377Abstract: In a semiconductor device having an electrostatic discharge protection arrangement, a semiconductor substrate exhibits a first conductivity type. First and second impurity regions each exhibiting a second conductivity type are formed in the semiconductor substrate. A channel region is formed in the semiconductor substrate between the first and second impurity regions. A first conductive area is defined on the first impurity region in the vicinity of the channel region. A second conductive area is defined on the first impurity region so as to be supplied with an electrostatic discharge current. A third conductive area is defined on the first impurity region to establish an electrical connection between the first and second conductive area. At least one heat-radiation area is defined in the third conductive area so as to be at least partially isolated therefrom and thermally contacted with the first conductive area.Type: GrantFiled: April 22, 2005Date of Patent: March 27, 2007Assignee: NEC Electronics CorporationInventors: Noriyuki Kodama, Koichi Sawahata, Morihisa Hirata
-
Patent number: 7178126Abstract: In the design of an integrated circuit having a semiconductor substrate and metal interconnecting lines, including a core ring with metal power and ground lines that supply power to a core area inside the core ring, one or more metal-oxide-semiconductor capacitor units are laid out below the core ring. Each unit has an active area and an insulated gate electrode, which are connected by contacts to the core ring. These capacitor units protect transistors in the core area that have gate electrodes connected to the power or ground line from plasma damage during the fabrication of the integrated circuit. Additional capacitor units laid out below the core ring may be connected to a surrounding input-output ring to protect transistors in input-output circuits, and similar units may be connected to the core ring and input-output ring as protection transistors.Type: GrantFiled: January 21, 2004Date of Patent: February 13, 2007Assignee: Oki Electric Industry Co., Ltd.Inventors: Kenji Arai, Takayuki Yamamoto
-
Patent number: 7176529Abstract: A semiconductor device includes a semiconductor substrate having a resistivity of at least 30 ?·cm, a first MISFET formed on the semiconductor substrate to function as a protective element, and a second MISFET protected by the first MISFET.Type: GrantFiled: May 18, 2004Date of Patent: February 13, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Tatsuya Ohguro
-
Patent number: 7176539Abstract: A semiconductor device with substrate-triggered ESD protection has a guard ring, a first MOS transistor array, a second MOS transistor array, a substrate-triggered portion, and an N-well. The first MOS transistor array, the second MOS transistor array, the substrate-triggered portion, and the N-well are formed in a region surrounded by the guard ring, and the substrate-triggered portion is located between the first MOS transistor array and the second MOS transistor array. When the ESD event occurs, the N-well is biased for directing a trigger current.Type: GrantFiled: October 29, 2004Date of Patent: February 13, 2007Assignee: United Microelectronics Corp.Inventor: Shiao-Shien Chen
-
Patent number: 7166853Abstract: A system for electrically contacting a semiconductor wafer during implanting of the wafer includes one or more pairs of closely spaced contacts located adjacent the semiconductor wafer and a driving circuit connected to the contacts to provide a discharge from one contact to the semiconductor wafer and from the semiconductor wafer to the other contact of each pair of contacts. The contacts can be spaced apart from the wafer and the tips of the contacts closest to the wafer may have sharp points to aid in the establishment of corona at lower drive voltages. Alternately, the contacts may be rounded and may contact the wafer. The driving circuit may be adapted from a pulsed discharge circuit, such as a Kettering ignition circuit, a capacitance discharge ignition circuit, or a blocking oscillator circuit. Alternately, the driving circuit may be adapted from a continuous discharge circuit, such as a Tesla coil circuit.Type: GrantFiled: September 11, 2002Date of Patent: January 23, 2007Assignee: Varian Semiconductor Equipment Associates, Inc.Inventor: Kevin G. Rhoads
-
Patent number: 7161191Abstract: A vertical SCR-type switch including a control area having a first control region forming a first diode with a first neighboring region or layer, and a second control region forming a second diode with a second neighboring region or layer. A contact is formed on each of the first and second control regions and on each of the first and second neighboring regions or layers. The contacts are connected to terminals of application of an A.C. control voltage so that, when an A.C. voltage is applied, each of the two diodes is alternately conductive.Type: GrantFiled: October 12, 2004Date of Patent: January 9, 2007Assignee: STMicroelectronics S.A.Inventors: Samuel Menard, Christophe Mauriac
-
Patent number: 7154152Abstract: A semiconductor device has a p-type substrate, a low-concentration n-type region formed in the p-type substrate, a first high-concentration p-type region formed in the low-concentration n-type region and connected to a first electrode, a first high-concentration n-type region formed in the low-concentration n-type region and connected via a resistive element to the first electrode, a low-concentration p-type region formed contiguously with the first high-concentration n-type region, a second high-concentration n-type region and a second high-concentration p-type region formed in the p-type substrate and connected to a second electrode, and an element separator portion formed between the low-concentration p-type region and the second high-concentration n-type region. This makes it possible to control the switching characteristic of the electrostatic protection circuit with high accuracy and thus to cope with the thinning of the gate oxide film protected by the protection circuit.Type: GrantFiled: March 5, 2004Date of Patent: December 26, 2006Assignee: Rohm Co., Ltd.Inventor: Toshiaki Kojima
-
Patent number: 7154151Abstract: A semiconductor device comprises a semiconductor substrate; an embedded insulating layer provided on the semiconductor substrate; a semiconductor layer provided on the embedded insulating layer; a transistor including a first conductivity type source layer formed within the semiconductor layer, a first conductivity type drain layer formed in the semiconductor layer, and a channel forming region between the source layer and the drain layer; and an embedded insulating layer protective diode including a second conductivity type first diffusion layer and a first conductivity type second diffusion layer, the first diffusion layer being at the same potential as a semiconductor substrate region immediately below the channel forming region, the second diffusion layer being provided adjacently to the first diffusion layer and electrically connected to at least one of the source layer, the drain layer and the channel forming region.Type: GrantFiled: December 20, 2004Date of Patent: December 26, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Yoshihiro Minami
-
Patent number: 7151298Abstract: An electrostatic discharge protection network comprising electrostatic discharge (ESD) clamp devices distributed between turns of a coil shaped inductor. The inductance of the coil shaped inductor and parasitic capacitance of the ESD clamp devices form a low pass filter structure having a very high cut-off frequency. Below the low pass filter cutoff frequency, the capacitive influence of the ESD clamp devices are cancelled by the series inductance of the coil shaped inductor. The turns of the coil shaped inductor may be fabricated on insulation layers proximate to one another so as to achieve close magnetic coupling there between, thereby achieving a larger inductance value for a given sized coil structure. Improved input and output impedance matching is also achieved by adjusting the inductive and capacitive components of the low pass filter structure formed by the coil shaped inductor and capacitance of the ESD clamp devices.Type: GrantFiled: December 20, 1999Date of Patent: December 19, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Dietmar Eggert, Wolfram Kluge
-
Patent number: 7145204Abstract: A semiconductor circuit for protecting an I/O pad against ESD events comprising a pMOS transistor (510) in a first n-well (511) having its source connected to Vdd and the first n-well, and its drain connected to the I/O pad; the transistor has a finger-shaped contact (513) to the first n-well. Further a finger-shaped diode (520) with its cathode (521) located in a second n-well and connected to the I/O pad, and its anode connected to ground. The anode is positioned between the cathode and the first n-well, whereby the finger-shaped anode and cathode are oriented approximately perpendicular to the finger-shaped transistor n-well contact. Further a third finger-shaped n-well (551) positioned between the first n-well and the diode, the third n-well connected to ground and approximately perpendicular to the first n-well contact, acting as a guard wall (550).Type: GrantFiled: April 15, 2005Date of Patent: December 5, 2006Assignee: Texas Instruments IncorporatedInventors: Charvaka Duvvury, Gianluca Boselli, John E. Kunz, Jr.
-
Patent number: 7135743Abstract: Off-chip driver (OCD) NMOS transistors with ESD protection are formed by interposing an P-ESD implant between the N+ drain regions of OCD NMOS transistors and the N-well such that the P-ESD surrounds a section of the N-well. The P-ESD implant is dosed less than the N+ source/drain implants but higher than the N-well dose. In another embodiment, N-well doping is used along with P-ESD doping, where the P-ESD doping is chosen such that it counterdopes the N-well underneath the N+ drains. The N-well, however, still maintains electrical connection to the N+ drains. This procedure creates a larger surface under the area where the junction breakdown occurs and an increased radius of curvature of the junction. The P-ESD implant is covered by N-type on three sides creating better parasitic bipolar transistor characteristics.Type: GrantFiled: December 1, 2005Date of Patent: November 14, 2006Assignees: Chartered Semiconductor Manufacturing Ltd., Agilent Technologies, Inc.Inventors: Indrajit Manna, Keng Foo Lo, Pee Ya Tan, Michael Cheng
-
Patent number: 7126191Abstract: A DMOSFET and a method of fabricating the same, capable of keeping a desirable level of drain voltage resistance and, at the same time, of reducing the drain resistance. In a DMOSFET configured as having a drain region composed of an epitaxial layer formed on a P-type semiconductor substrate while placing an N-type buried layer in between, and as having, in the drain region, a P-type body region having an N-type source region nested therein and a drain extraction region, formation of N-type, heavily-doped buried layers prior to the epitaxial growth is proceeded so as not to form them at least in the region under the P-type body region, and so as to make an impurity concentration in the region under the P-type body region smaller than that in the region under a drift region when viewed after the impurity is diffused by the succeeding annealing.Type: GrantFiled: October 6, 2004Date of Patent: October 24, 2006Assignee: NEC Electronics CorporationInventor: Hiroki Fujii
-
Patent number: 7126204Abstract: The invention relates to a semiconductor circuit (20) having an electrically programmable switching element (10), an “antifuse”, which includes a substrate electrode (2), produced in a substrate (1) which can be electrically biased with a substrate potential (Vo), and an opposing electrode (5) which is isolated from the substrate electrode (2) by an insulating layer (8), where the substrate electrode (2) includes at least one highly doped substrate region (3), and where the opposing electrode (5) can be connected to an external first electrical potential (V+) which can be provided outside of the semiconductor circuit (20). In line with the invention, the substrate electrode (2) can be connected to a second electrical potential (V?), which is provided inside the circuit and which, together with the external first potential (V+), produces a higher programming voltage (V) than the external first potential (V?) together with the substrate potential (Vo).Type: GrantFiled: July 7, 2004Date of Patent: October 24, 2006Assignee: Infineon Technologies AGInventors: Ulrich Frey, Andreas Felber, Jürgen Lindolf
-
Patent number: 7115922Abstract: A fully protected H-bridge for a d-c motor consists of two high side MOSFETs and a control and logic IC on a first conductive heat sink all within a first package and two discrete low side MOSFETs. The entire bridge is controlled by the IC. Shoot thru protection is provided for each leg, and a PMW soft start sequence is provided through the control of the low side MOSFETs, programed by an external, chargeable RC circuit. Input signals to the high side MOSFETs select the operation modes. Protective circuits are provided for short circuit current and over current conditions. Sleep mode and braking/non braking control is also provided.Type: GrantFiled: April 7, 2004Date of Patent: October 3, 2006Assignee: International Rectifier CorporationInventors: Bruno C Nadd, Vincent Thiery, Xavier de Frutos, Chik Yam Lee
-
Patent number: 7115952Abstract: An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programable attenuation and a programable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters utilize multi track spiral inductors. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator.Type: GrantFiled: July 1, 2005Date of Patent: October 3, 2006Assignee: Broadcom CorporationInventors: Agnes N. Woo, Kenneth R. Kindsfater, Fang Lu
-
Patent number: 7115951Abstract: In a triggering ESD protection structure, the triggering voltage is reduced by introducing one or more corners or spikes into the p-n breakdown junction. This may be done by providing a polygate with a zig-zag pattern to define triangular corners in the drain or anode of the structure.Type: GrantFiled: September 4, 2002Date of Patent: October 3, 2006Assignee: National Semiconductor CorporationInventors: Vladislav Vashchenko, Ann Concannon, Peter J. Hopper, Marcel ter Beek, Yuri Mirgorodsky
-
Patent number: 7098488Abstract: An IGBT having a trench gate structure is disclosed which generates decreased noise at switching and displays superiority in saturation voltage to turn-off loss characteristics (trade-off characteristics). In a part of a region on an emitter side surface interposed between trench gates, a sub well region is provided, which is connected to an emitter electrode through diodes. When the IGBT is in a turned-on state, the diodes are brought into a non-conduction state to isolate the sub well region from the emitter electrode, by which carriers are accumulated. When the IGBT is in a turned-off state, the diodes are brought into a conduction state to electrically connect the sub well region to the emitter electrode, by which carriers are discharged at a high speed. In an early stage of turning-on of the IGBT, capacitance of a portion of the gate facing the sub well region is converted to gate-emitter capacitance to thereby reduce gate-collector capacitance, by which electromagnetic noise at switching is reduced.Type: GrantFiled: May 5, 2004Date of Patent: August 29, 2006Assignee: Fuji Electric Holdings Co., Ltd.Inventors: Koh Yoshikawa, Katsunori Ueno, Hiroshi Kanemaru
-
Patent number: 7098509Abstract: In one embodiment, a concentric ring ESD structure includes a first p-type region and a second p-type region are formed in a layer of semiconductor material. The two p-type regions are coupled together with a floating n-type buried layer. The first and second p-type regions form a back-to-back diode structure with the floating n-type buried layer. A pair of shorted n-type and p-type contact regions is formed in each of the first and second regions. An isolation region is formed between the first and second p-type regions.Type: GrantFiled: January 2, 2004Date of Patent: August 29, 2006Assignee: Semiconductor Components Industries, L.L.C.Inventors: Peter J. Zdebel, Diann Michelle Dow
-
Patent number: 7098510Abstract: A multifinger ESD protection element has between an input wiring to which a surge current is input and a reference-potential wiring, 2n-number (where n is a natural number of 2 or greater) of fingers F1 to F2n. A drain resistor Rdi (i=1 to 2n), NMOS transistor Ti and source resistor Rsi are connected serially in each finger Fi in the order mentioned. A single unit Uj is constructed by two mutually adjacent fingers F2j?1 and F2j (where j is a natural number of 1 to n). In each unit the source of one transistor is connected to the gate of the other transistor and the source of this other transistor is connected to the gate of the first-mentioned transistor. The source S2j of finger F2j is connected to the source S2j+1 of the next unit Un+1. The 2n-number of fingers are connected in the form of a ring.Type: GrantFiled: July 22, 2004Date of Patent: August 29, 2006Assignee: NEC Electronics CorporationInventors: Noriyuki Kodama, Koichi Sawahata
-
Patent number: 7098522Abstract: A high voltage device. A high voltage MOS transistor is applied in the ESD protection device to the structure of which a doped region is added, generating a parasitic semiconductor controlled rectifier (SCR) having a shorter discharge path such that the SCR has faster response enhancing ESD protection.Type: GrantFiled: October 4, 2004Date of Patent: August 29, 2006Assignee: Vanguard International Semiconductor CorporationInventors: Geeng-Lih Lin, Yeh-Ning Jou, Ming-Dou Ker
-
Patent number: 7081654Abstract: An electrostatic discharge (ESD) protection device is disclosed. The ESD protection device comprises a source diffusion in a substrate and a deeper body diffusion in the substrate. The ESD protection device further includes a gate function provided at a space between the source diffusion and the body diffusion surface terminations; and further includes a drain located a predetermined distance from the body diffusion. Finally, the ESD protection device includes a structure for shorting the source and the body diffusion to each other and to ground at variable distances from the channel region, thus providing a programmable variable snap back voltage to provide a protection when an ESD voltage is encountered.Type: GrantFiled: August 26, 2004Date of Patent: July 25, 2006Assignee: Micrel, Inc.Inventor: John D. Husher
-
Patent number: 7071528Abstract: A double-triggered silicon controller rectifier (SCR) comprises a plurality of N+ diffusion areas, a plurality of P+ diffusion areas, a first N-well region, a second N-well region and a third N-well region formed in a P-substrate. The N+ diffusion areas and the P+ diffusion areas are isolated by shallow trench isolation (STI) structures. Two of the N+ diffusion areas are N-type trigger terminals. Two of the P+ diffusion areas are the P-type trigger terminal.Type: GrantFiled: April 28, 2004Date of Patent: July 4, 2006Assignee: National Chiao Tung UniversityInventors: Ming-Dou Ker, Kuo-Chun Hsu
-
Patent number: 7067886Abstract: A method and structure alters an integrated circuit design having silicon over insulator (SOI) transistors. The method/structure prevents damage from charging during processing to the gate of SOI transistors by tracing electrical nets in the integrated circuit design, identifying SOI transistors that have a voltage differential between the source/drain and gate as potentially damaged SOI transistors (based on the tracing of the electrical nets), and connecting a shunt device across the source/drain and the gate of each of the potentially damaged SOI transistors. Alternatively, the method/structure provides for connecting compensating conductors through a series device.Type: GrantFiled: November 4, 2003Date of Patent: June 27, 2006Assignee: International Business Machines CorporationInventors: Henry A. Bonges, III, David L. Harmon, Terence B. Hook, Wing L. Lai
-
Patent number: 7067884Abstract: M pieces of n-well regions nW are provided on a main surface of a p-type silicon substrate 3, and p-well regions pW are provided among the n-well regions adjacent to one another. Moreover, each of the M pieces of n-well regions nW includes an n-type diffusion region nD and a p-type diffusion region pD1, which are formed therein. Furthermore, the p-well region pW includes a p-type diffusion region pD2 therein. The n-type diffusion region nD in a j-th of the n-well region nW is connected to the p-type diffusion region pD1 in a (j+1)-th of the n-well region 10. The p-type diffusion region pD1 in the first n-well region nW is connected to a first terminal 1. The n-type diffusion region nD in the M-th of the n-well region nW is connected to a second terminal 2.Type: GrantFiled: December 22, 2003Date of Patent: June 27, 2006Assignee: NEC Electronics CorporationInventor: Mototsugu Okushima
-
Patent number: 7067887Abstract: A high voltage device for an electrostatic discharge protection circuit is provided. A silicon layer is disposed in a substrate. A first type well and a second type well are disposed in the silicon layer. A lightly doped region of a second type well is located next to the first type well. A heavily doped region of the second type well is located underneath a portion of the first type well and the lightly doped region. A gate structure is disposed over a portion of the first type well and the lightly doped region. A second type first doped region and a second type second doped region are disposed in the lightly doped region and the first type well on each side of the gate structure. An isolation structure is disposed in the lightly doped region. A first type doped region is disposed in the first type well.Type: GrantFiled: September 30, 2004Date of Patent: June 27, 2006Assignee: Novatek Microelectronics Corp.Inventors: Chyh-Yih Chang, Li-Jen Hsien
-
Patent number: 7061052Abstract: An input protection circuit capable of precisely bypassing a surge current to a power source terminal and protecting the gate of a protective transistor from an electrostatic surge. The input protection circuit has an input terminal which receives an input signal, a first power source terminal which receives a first power source electric potential, and a first protective power source potential line connected to the first power source terminal for supplying the first power source electric potential to an input protection circuit. The input protection circuit has a first input protection transistor of a first conductive type having a drain connected to the input terminal, a gate and a source connected to the first protective power source potential line.Type: GrantFiled: December 20, 2002Date of Patent: June 13, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Katsuhiro Kato
-
Patent number: 7045863Abstract: An electrostatic discharge protected transistor of the present invention includes transistors in an active region composed of a p-type semiconductor substrate and surrounded by element isolation regions. On the active region composed of the p-type semiconductor substrate, an on-source silicide film and an on-drain silicide film are provided. The on-drain silicide film is not provided in a portion located on a boundary of each transistor and divided to correspond to the respective transistors. As a result, regions between respective pairs of the transistors have high resistances, and it is, therefore, possible to prevent a current from flowing between the different transistors and prevent local current concentration. It is thereby possible to allow the electrostatic discharge protected transistor to make most use of an electrostatic destruction protection capability per unit area without increasing an area of the transistor.Type: GrantFiled: January 5, 2005Date of Patent: May 16, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Toshihiro Kogami, Katsuhiro Ootani, Katsuya Arai
-
Patent number: 7034363Abstract: A bi-directional EOS/ESD protection device, suitable for application on an I/O port. The circuit includes a P-type semiconductor layer, a first N-type conductive layer, a second N-type conductive layer, a first P-type doped region, a first N-type doped region, a second N-type doped region and a second P-type doped region. The first N-type conductive layer and the second N-type conductive layer are formed separately on the P-type semiconductor layer. The first P-type doped region and the first N-type doped region are formed on the first N-type conductive layer. The second N-type doped region and the second P-type doped region are formed on the second N-type conductive layer. The first N-type conductive layer is coupled to an I/O pad, and the second N-type conductive layer is coupled to a power line. Signals irrespective of conductivity type are transmitted via the I/O pad.Type: GrantFiled: August 16, 2002Date of Patent: April 25, 2006Assignee: Winbond Electronics Corp.Inventor: Wei-Fan Chen
-
Patent number: 7019363Abstract: A method of fabricating an integrated circuit utilizes symmetric source/drain junctions. The process can be utilized for P-channel or N-channel metal oxide field semiconductor effect transistors (MOSFETS). The drain extension is deeper than the source extension. The source extension is more conductive than the drain extension. The transistor has reduced short channel effects and strong drive current and yet is reliable.Type: GrantFiled: January 3, 2000Date of Patent: March 28, 2006Assignee: Advanced Micro Devices, Inc.Inventor: Bin Yu
-
Patent number: 7019368Abstract: A transistor formed on a semiconductor substrate of a first conductivity type in a well formed in the substrate and doped with the first conductivity type to an impurity level higher than that of the substrate. A drain doped to a second conductivity type opposite to said first conductivity type is disposed in the well. A pair of opposed source regions doped to the second conductivity type are disposed in the well and are electrically coupled together. They are separated from opposing outer edges of the drain region by channels. A pair of gates are electrically coupled together and disposed above and insulated from the channels. A region of the well disposed below the drain is doped so as to reduce capacitive coupling between the drain and the well.Type: GrantFiled: July 11, 2003Date of Patent: March 28, 2006Assignee: Actel CorporationInventors: John McCollum, Fethi Dhaoui
-
Patent number: 7012307Abstract: An output buffer with a pull down circuit. The pull down circuit is coupled between a second power line and a pad, and has a resistor, a diode and an electrostatic discharge protection component. The resistor deposited on the substrate of a first conductivity type includes a well region of a second conductivity type. The resistor and the electrostatic discharge protection component are connected in series between the pad and the second power line. The diode is formed in the well region, construct by the PN junction formed between a first doped region of the first conductivity type and the well region. The first doped region is electrically floated in the well regions. During an electrostatic discharge event, the pad is instantaneously connected to the first doped region which will help to boost the turn-on of the electrostatic discharge circuit, and further enhance the electrostatic protection effect.Type: GrantFiled: February 8, 2001Date of Patent: March 14, 2006Assignee: Winbond Electronics Corp.Inventors: Shi-Tron Lin, Wei-Fan Chen
-
Patent number: 7005708Abstract: An electrostatic discharge (ESD) MOS transistor including a plurality of interleaved fingers, where the MOS transistor is formed in an I/O periphery of and integrated circuit (IC) for providing ESD protection for the IC. The MOS transistor includes a P-substrate and a Pwell disposed over the P-substrate. The plurality of interleaved fingers each include an N+ source region, an N+ drain region, and a gate region formed over a channel region disposed between the source and drain regions. Each source and drain includes a row of contacts that is shared by an adjacent finger, wherein each contact hole in each contact row has a distance to the gate region defined under minimum design rules for core functional elements of the IC. The Pwell forms a common parasitic bipolar junction transistor base for contemporaneously triggering each finger of the MOS transistor during an ESD event.Type: GrantFiled: May 12, 2003Date of Patent: February 28, 2006Assignees: Sarnoff Corporation, Sarnoff EuropeInventors: Markus Paul Josef Mergens, Koen Gerard Maria Verhaege, Cornelius Christian Russ, John Armer, Phillip Czeslaw Jozwiak, Bart Keppens
-
Patent number: 7002218Abstract: An ESD-protection structure is located substantially under an integrated circuit bond pad. This ESD-protection structure is formed as a low capacitance structure by inserting a forward diode between the bond pad and the ESD clamp circuit. Placing the ESD-protection structure under the bond pad eliminates parasitic substrate capacitance and utilizes a parasitic PNP transistor formed from the inserted forward biased diode. The ESD-protection structure includes adjacent alternating P+ and N+ diffusions located substantially under a bond pad to be ESD protected. The P+ diffusions are connected to the bond pad metal with metal vias through an insulating layer. The N+ diffusions are adjacent to the P+ diffusions. An N+ diffusion surrounds the N+ and P+ diffusions, and ties together the N+ diffusions so as to form a continuous N+ diffusion completely around each of the P+ diffusions. An N? well is located substantially under the N+ and P+ diffusions.Type: GrantFiled: February 26, 2004Date of Patent: February 21, 2006Assignee: Microchip Technology IncorporatedInventor: Randy L. Yach
-
Patent number: 7002215Abstract: Methods and apparatuses are provided for protecting an interconnect line in a microelectromechanical system. The interconnect line is disposed over a substrate for conducting electrical signals, such as from a bonding pad to a mechanical component to effect movement as desired of the mechanical component. A first protective covering is disposed over a first portion of the interconnect line and a second protective covering is disposed over a second portion of the interconnect line. The first protective covering is provided in electrical communication with the substrate and the second protective covering is electrically isolated from the substrate.Type: GrantFiled: September 30, 2002Date of Patent: February 21, 2006Assignee: PTS CorporationInventor: David Miller
-
Patent number: 7002220Abstract: An electrostatic discharge (ESD) protection circuit is provided for protecting transistors of an integrated circuit (IC) from ESD. The ESD protection circuit includes n transistors with n gates and less than n drains where n is an integer greater than 1. At least m resistors have first ends that communicate with at least one of the transistors of the IC, a blocking capacitor of the IC, an input pad of the IC, and an output pad of the IC, and second ends that connect to corresponding drain terminals of said drains where m is an integer greater than or equal to n/2.Type: GrantFiled: March 26, 2003Date of Patent: February 21, 2006Assignee: Marvell International Ltd.Inventors: Xiaodong Jin, Sehat Sutardja, Lawrence Tse, King Chun Tsai
-
Patent number: 6998685Abstract: Off-chip driver (OCD) NMOS transistors with ESD protection are formed by interposing an P-ESD implant between the N+ drain regions of OCD NMOS transistors and the N-well such that the P-ESD surrounds a section of the N-well. The P-ESD implant is dosed less than the N+ source/drain implants but higher than the N-well dose. In another embodiment, N-well doping is used along with P-ESD doping, where the P-ESD doping is chosen such that it counterdopes the N-well underneath the N+ drains. The N-well, however, still maintains electrical connection to the N+ drains. This procedure creates a larger surface under the area where the junction breakdown occurs and an increased radius of curvature of the junction. The P-ESD implant is covered by N-type on three sides creating better parasitic bipolar transistor characteristics.Type: GrantFiled: September 15, 2003Date of Patent: February 14, 2006Assignees: Chartered Semiconductor Manufacturing Ltd., Agilent Technologies, Inc.Inventors: Indrajit Manna, Keng Foo Lo, Pee Ya Tan, Michael Cheng
-
Patent number: 6982463Abstract: The integrated circuit includes a substrate SB incorporating a plurality of electronic components C1, C2 and a seal ring SR around the electronic components. It includes cold spot means VM, PG, BDG disposed between the electronic components and the seal ring. It further includes electrostatic discharge protection means including an electrostatic discharge rail VM around the electronic components and constituting said cold spot means.Type: GrantFiled: November 26, 2001Date of Patent: January 3, 2006Assignee: STMicroelectronics S.A.Inventor: Armand Castillejo
-
Patent number: 6979869Abstract: A semiconductor device which includes a P-well which is underneath NMOS fingers. The device includes an N-well ring which is configured so that the inner P-well underneath the NMOS fingers is separated from an outer P-well. The inner P-well and outer P-well are connected by a P-substrate resistance which is much higher than the resistance of the P-wells. A P+-diffusion ring surrounding the N-well ring is configured to connect to VSS, i.e., P-taps.Type: GrantFiled: October 1, 2003Date of Patent: December 27, 2005Assignee: LSI Logic CorporationInventors: Jau-Wen Chen, Yoon Huh, Peter Bendix
-
Patent number: 6979868Abstract: The present invention provides a method for reducing-plasma damage to a gate oxide of a metal-oxide semiconductor (MOS) transistor positioned on a substrate of a MOS semiconductor wafer. The method begins with the formation of a dielectric layer covering the MOS transistor on the substrate. An etching process is then performed to form a first contact hole through the dielectric layer to a gate on the surface of the MOS transistor, as well as to form a second contact hole through the dielectric layer to an n-well in the substrate. A bypass circuit, positioned on the dielectric layer and the first and second contact holes, and a fusion area are then formed. The fusion area, electrically connecting with the bypass circuit, also electrically connects with the MOS transistor and the n-well thereafter. Ions produced during the process are thus transferred to the n-well via the conductive wire so as to reduce plasma damage to the gate oxide.Type: GrantFiled: April 18, 2001Date of Patent: December 27, 2005Assignee: United Microelectronics Corp.Inventors: Yi-Fan Chen, Chi-King Pu, Shou-Kong Fan
-
Patent number: 6979908Abstract: A described embodiment of the present invention includes an integrated circuit having a plurality of I/O modules. The I/O modules include a bond pad formed on a substrate. The I/O modules also include an electrostatic discharge device formed in the substrate. The electrostatic discharge device is at least partially formed beneath the bond pad. The I/O module also includes an I/O buffer formed in the substrate. The I/O buffer is connected to the bond pad. The I/O buffer provides communication between the bond pad and circuitry formed in the substrate. The circuitry is positioned substantially adjacent to both the electrostatic discharge device and the I/O buffer.Type: GrantFiled: November 28, 2000Date of Patent: December 27, 2005Assignee: Texas Instruments IncorporatedInventor: U-Ming Ko
-
Patent number: 6977421Abstract: The invention includes a DRAM array having a structure therein which includes a first material separated from a second material by an intervening insulative material. The first material is doped to at least 1×1017 atoms/cm3 with n-type and p-type dopant. The invention also includes a semiconductor construction in which a doped material is over a segment of a substrate. The doped material has a first type majority dopant therein, and is electrically connected with an electrical ground. A pair of conductively-doped diffusion regions are adjacent the segment, and spaced from one another by at least a portion of the segment. The conductively-doped diffusion regions have a second type majority dopant therein. The invention also encompasses methods of forming semiconductor constructions.Type: GrantFiled: February 20, 2003Date of Patent: December 20, 2005Assignee: Micron Technology, Inc.Inventors: Mark McQueen, Luan C. Tran, Chandra Mouli
-
Patent number: 6975002Abstract: An SOI single crystalline chip structure includes an active device layer for having at least one SOI device placed thereon, a buried oxide layer under the active device layer, a metal layer under the buried oxide layer, and a silicon substrate under the metal layer. At least one through hole passing through the buried oxide layer is disposed at a first predetermined position of the buried oxide layer, and at least one concave hole not passing through the buried oxide layer is disposed at a second predetermined position of the bottom surface of the buried oxide layer.Type: GrantFiled: April 27, 2004Date of Patent: December 13, 2005Assignee: Via Technologies, INCInventors: Ray Chien, Honda Huang
-
Patent number: 6972462Abstract: A protection device provides to integrated circuits against high voltages. The diode includes a diode connected to provide a safe discharge path for the high voltage currents. The diode is configured so that in reverse bias breakdown occurs across an area portion of its active junction. The device can dissipate a large amount of ESD energy in a minimal area.Type: GrantFiled: April 30, 2003Date of Patent: December 6, 2005Assignee: Zarlink Semiconductor ABInventor: Jonathan Harry Orchard-Webb
-
Patent number: 6969892Abstract: An input protection circuit comprises a semiconductor chip, an internal circuit disposed on the semiconductor chip, a first input/output terminal which is disposed on the semiconductor chip and connected to the internal circuit, a second input/output terminal which is disposed on the semiconductor chip, connected to the internal circuit and disposed at a position adjacent to the first input/output terminal, and a fusing part which is disposed on the semiconductor chip and connected between the first and second input/output terminals.Type: GrantFiled: November 7, 2003Date of Patent: November 29, 2005Assignee: Kabushiki Kaisha ToshibaInventor: Shuuji Matsumoto
-
Patent number: 6965150Abstract: A plurality of transistor cells (T) are arranged in the semiconductor layer (4). Ring-shaped p-type layers (1b) and n-type layers (1a) composed of polysilicon film are formed alternately on an insulating layer (6) in an outer side than the plurality of transistor cells (T) (the peripheral portion of chip), thereby forming a protective diode (1). The most outer layer of the protective diode (1) is contacted to the gate wiring (2) composed of metal film such as Al, which is formed circularly on the most external layer, and the most inner layer is contacted to the source wiring composed of metal layer, thereby the protective diode is connected between the gate and source of a transistor. As a result of this, the semiconductor device with the protective diode which has the small series resistance, can be formed without enlarging chip area and by using unoccupied space of chip, and realize protection function sufficiently, can be obtained.Type: GrantFiled: March 5, 2001Date of Patent: November 15, 2005Assignee: Rohm Co., Ltd.Inventors: Syouji Higashida, Masaru Takaishi
-
Patent number: 6963111Abstract: A pMOS transistor (601) is located in an n-well (602) and has at least one gate (603). Transistor (601) is connected between power pad Vdd or I/O pad (604) and ground potential Vss (605). Gate (603) is connected to power pad (604). The n-well (602) is capacitively (620) coupled to ground (605), decoupled from the transistor source (606) and floating under normal operating conditions. Under an ESD event, the diode formed by the source (606) and the n-well (602) is forward biased (n-well negatively biased) to turn on the lateral pnp transistor to discharge the ESD current. The well voltage keeps increasing up to the value that triggers the lateral bipolar pnp transistor. The ESD protection is scalable with the width of gate (603), improving with shrinking gate width.Type: GrantFiled: June 13, 2003Date of Patent: November 8, 2005Assignee: Texas Instruments IncorporatedInventors: Vijay K. Reddy, Gianluca Boselli, Ekanayake A. Amerasekera
-
Patent number: 6963110Abstract: An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programable attenuation and a programable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters utilize multi track spiral inductors. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator.Type: GrantFiled: July 19, 2002Date of Patent: November 8, 2005Assignee: Broadcom CorporationInventors: Agnes N. Woo, Kenneth R. Kindsfater, Fang Lu