External Connection To Housing Patents (Class 257/693)
-
Patent number: 9299626Abstract: A die packaged structure includes a pad on the central region of the die. A packaged substrate with an opening disposed in the central region, and a connecting terminal is passed through the packaged substrate and disposed around the opening. An external connecting terminal is disposed on the four sides of the packaged substrate. A first metal wire is electrically connected the connecting terminal with the external connecting terminal, and the back of the packaged substrate is fixed on the die, such that the pad is exposed on the opening. A second metal wire is electrically connected the pad with the connecting terminal. A packaged body is encapsulated the packaged substrate, the die and the second metal wire, and the external connecting terminal is exposed. A conductive component is electrically connected with the external connecting terminal and is arranged on the four sides of the die packaged structure.Type: GrantFiled: June 18, 2013Date of Patent: March 29, 2016Inventor: Shih-Chi Chen
-
Patent number: 9286112Abstract: According to one example of the present invention, there is provided a transaction processing system. The transaction processing system comprises a transaction analyzer for determining characteristics of a received transaction, a processing agent selector for selecting, based on the determined characteristics, a processing agent for processing the received transaction, and a dispatcher for dispatching the received transaction and the selected processing agent to a processing resource to cause the transaction to be processed in accordance with the selected processing agent on at least one of the computing devices.Type: GrantFiled: October 12, 2010Date of Patent: March 15, 2016Assignee: Hewlett Packard Enterprise Development LPInventors: Kas Kasravi, Robert J. Rappold, Philip C. Jackson, Jr.
-
Patent number: 9263411Abstract: The present invention provides a submount which includes a semiconductor element and which can be easily connected to an IC on a main substrate. The submount in one embodiment of the present invention includes: a substrate; electrodes; the semiconductor element; Au wires; and gold bumps. The electrodes, the semiconductor element, the Au wires, and the gold bumps, are encapsulated on the substrate by a resin. The gold bumps are formed on the electrodes and the Au wires by ball bonding and are cut by dicing such that side surfaces of the gold bumps are exposed. The exposed surfaces function as side surface electrodes of the submount.Type: GrantFiled: July 5, 2013Date of Patent: February 16, 2016Assignee: Advanced Photonics, Inc.Inventors: Xueliang Song, Nozomu Sato, Genta Kanno, Yohko Makino
-
Patent number: 9230891Abstract: There is provided a semiconductor device having a converter circuit, a brake circuit and an inverter circuit and manufacturable by a simplified manufacturing process. the semiconductor device has a plurality of die pads, IGBTs, diodes, freewheel diodes, an HVIC and LVICs mounted on the plurality of die pads, a plurality of leads, and an encapsulation resin body that covers these component parts. In a manufacturing process, a single-plate lead frame having the above-described plurality of die pads and leads connected together can be prepared. The semiconductor device may be manufactured by using this single-plate lead frame.Type: GrantFiled: April 7, 2014Date of Patent: January 5, 2016Assignee: Mitsubishi Electric CorporationInventors: Hongbo Zhang, Hisashi Kawafuji, Ming Shang, Shinya Nakagawa
-
Patent number: 9224431Abstract: A microelectronic structure has active elements defining a storage array, and address inputs for receipt of address information specifying locations within the storage array. The structure has a first surface and can have terminals exposed at the first surface. The terminals may include first terminals and the structure may be configured to transfer address information received at the first terminals to the address inputs. Each first terminal can have a signal assignment which includes one or more of the address inputs. The first terminals are disposed on first and second opposite sides of a theoretical plane normal to the first surface, wherein the signal assignments of the first terminals disposed on the first side are a mirror image of the signal assignments of the first terminals disposed on the second side of the theoretical plane.Type: GrantFiled: March 6, 2014Date of Patent: December 29, 2015Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 9214448Abstract: A bundled memory includes a substrate, a first memory die, a second memory die, a scribe line, and an electrical connection. The first memory die has a first input/output bus, and the second memory die has a second input/output bus, where the first memory die and the second memory die are formed over the substrate. The scribe line is formed between the first memory die and the second memory die. The electrical connection is formed over the scribe line for electrically connecting to the first input/output bus and the second input/output bus, where the electrical connection is electrically connected to an external input/output bus, where a size of the external input/output bus of the bundled memory is larger than or equal to a size of the first input/output bus and a size of the second input/output bus.Type: GrantFiled: June 25, 2014Date of Patent: December 15, 2015Assignee: Etron Technology, Inc.Inventors: Bor-Doou Rong, Chun Shiah
-
Patent number: 9201097Abstract: Techniques for electrically testing an integrated circuit (IC) die with a partially completed and validated module (module) include providing an IC die to be tested on an IC package substrate of a validated test module, the positioned IC die and the module forming a multi-die flip-chip test assembly, and without attaching the interconnection bumps of the IC die to the package pads of the module, electrically testing the multi-die flip-chip test assembly. The method may further involve, responsive to the multi-die flip-chip test assembly passing electrical testing positioning the IC die on a production IC package substrate and attaching the IC die to the production IC package substrate. Corresponding apparatus and systems can also be used to perform the technique.Type: GrantFiled: October 12, 2012Date of Patent: December 1, 2015Assignee: Altera CorporationInventor: Nagesh Vodrahalli
-
Patent number: 9198293Abstract: Non-cylindrical conducting shapes are described in the context of multilayer laminated substrate cores. In one example a package substrate core includes a plurality of dielectric layers pressed together to form a multilayer core, a conductive bottom pattern on a bottom surface of the multilayer core, and a conductive top pattern on a top surface of the multilayer core. At least one elongated via extends through each layer of the multilayer core, each elongated via containing a conductor and each connected to a conductor of a via in an adjacent layer to electrically connect the top pattern and the bottom pattern through the conductors of the elongated vias.Type: GrantFiled: January 16, 2013Date of Patent: November 24, 2015Assignee: Intel CorporationInventors: Harold R. Chase, Mathew J. Manusharow, Mark S. Hlad, Mihir K. Roy
-
Patent number: 9184338Abstract: The method of manufacturing a semiconductor device according to the present invention includes: a step of forming a semiconductor laminate on a growth substrate with a lift-off layer therebetween; a step of providing grooves in a grid pattern in the semiconductor laminate, thereby forming a plurality of semiconductor structures each having a nearly quadrangular transverse cross-sectional shape; a step of forming a conductive support body; and a step of removing the lift-off layer using a chemical lift-off process, in which step, in supplying an etchant to the grooves via through-holes provided in a portion above the grooves, the lift-off layer is etched from only one side surface of each semiconductor structure.Type: GrantFiled: September 28, 2011Date of Patent: November 10, 2015Assignees: BBSA LIMITED, DOW ELECTRONICS MATERIALS CO., LTD.Inventors: Meoung Whan Cho, Seog Woo Lee, Ryuichi Toba, Yoshitaka Kadowaki
-
Patent number: 9165867Abstract: A semiconductor device may include an integrated circuit (IC), and lead frame contact areas adjacent the IC. Each lead frame contact area may have an opening therein. The semiconductor device may include bond wires, each bond wire coupling a respective lead frame contact area with the IC. The semiconductor device may also include encapsulation material surrounding the IC, the lead frame contact areas, and the bond wires. Solder balls are within the respective opening.Type: GrantFiled: August 1, 2014Date of Patent: October 20, 2015Assignee: STMICROELECTRONICS, INC.Inventors: Ela Mia Cadag, Jefferson Talledo
-
Patent number: 9161445Abstract: A printed wiring board includes a resin layer, pads formed on the resin layer and positioned to be connected to an electronic component, and a solder-resist layer formed on the resin layer and exposing upper surfaces of the pads and portions of side walls of the pads. Each of the pads has a metal layer such that the metal layer is formed on each of the upper surfaces of the pads and each of the portions of the side walls of the pads exposed by the solder-resist layer.Type: GrantFiled: June 28, 2013Date of Patent: October 13, 2015Assignee: IBIDEN CO., LTD.Inventors: Masaru Takada, Fusaji Nagaya, Takao Okada, Tomohiko Murata
-
Patent number: 9147622Abstract: There is provided a power module semiconductor device allowing reduction in size and weight of a thin type SiC power module. The power module semiconductor device (1) includes: a ceramic substrate (10); a first pattern (D (K4)) of a first copper plate layer (10a) disposed on a surface of the ceramic substrate; a first semiconductor chip (Q4) disposed on the first pattern; a first pillar connection electrode (18o) disposed on the first pattern; and an output terminal (O) connected to the first pillar connection electrode.Type: GrantFiled: July 25, 2013Date of Patent: September 29, 2015Assignee: ROHM CO., LTD.Inventors: Hirotaka Otake, Toshio Hanada
-
Patent number: 9144155Abstract: A sensor comprises a preferably multi-layer ceramic substrate (2) and at least one sensor element (1) arranged in, at, or on the ceramic substrate (2). The sensor element (1) can be contacted via a metallic contact (6), with the metallic contact (6) being produced via a soldering connection, which electrically connects the contact (6) with the sensor element (1) and here generates a fixed mechanic connection of the contact (6) in reference to the ceramic substrate (2). Furthermore, a method is claimed for producing the sensor according to the invention.Type: GrantFiled: October 10, 2011Date of Patent: September 22, 2015Assignee: MICRO-EPSILON Messtechnik GmbH & Co. KGInventors: Sabine Schmideder, Torsten Thelemann, Josef Nagl, Heinrich Aschenbrenner, Reinhold Hoenicka
-
Patent number: 9142479Abstract: Provided is an electronic device having a semiconductor device and a mounting board. The semiconductor device has a die pad, a semiconductor chip on the die pad, a coupling member coupling the die pad to the semiconductor chip, and a semiconductor package member covering the upper portion of the semiconductor chip and the side surface of the die pad. In this semiconductor device, the plane area of the coupling member coupling the mounting board to the die pad is smaller than the plane area of the lower surface of the die pad exposed from the semiconductor package material. This makes it possible to reduce separation between the die pad and the semiconductor chip resulting from cracks, due to temperature cycling, of the coupling member present between the die pad and the semiconductor chip.Type: GrantFiled: August 22, 2013Date of Patent: September 22, 2015Assignee: Renesas Electronics CorporationInventors: Kenya Kawano, Hiroyuki Nakamura, Yukihiro Sato
-
Patent number: 9136209Abstract: A semiconductor device has a heat dissipating base; a patterned insulating substrate attached to the heat dissipating base with a solder therebetween; a semiconductor chip attached to a conductive pattern of the patterned insulating substrate with a solder therebetween; a first conductor attached to the semiconductor chip with a solder therebetween; a resin case attached to the heat dissipating base with an adhesive; and a second conductor attached to the first conductor by laser welding. The second conductor formed by rolling has stripe-shaped rolling traces formed on a surface thereof in a rolling direction and is disposed on the first conductor such that the rolling traces are arranged in a same direction.Type: GrantFiled: November 14, 2011Date of Patent: September 15, 2015Assignee: FUJI ELECTRIC CO., LTD.Inventor: Toshiyuki Miyasaka
-
Patent number: 9123543Abstract: A semiconductor device and method of manufacturing the same are provided. The semiconductor device comprises a semiconductor die including a bond pad, a redistribution layer, and a solder ball. The redistribution layer is formed by sequentially plating copper and nickel, sequentially plating nickel and copper, or sequentially plating copper, nickel, and copper. The redistribution layer includes a nickel layer in order to prevent a crack from occurring in a copper layer. Further, a projection is formed in an area of the redistribution layer or a dielectric layer to which the solder ball is welded and corresponds, so that an area of the redistribution layer to which the solder ball is welded increases, thereby increasing bonding power between the solder ball and the redistribution layer.Type: GrantFiled: October 17, 2011Date of Patent: September 1, 2015Inventors: Jung Gi Jin, Jong Sik Paek, Sung Su Park, Seok Bong Kim, Tae Kyung Hwang, Se Woong Cha
-
Patent number: 9111926Abstract: A semiconductor package and a package on package are provided. The semiconductor package includes a substrate; a semiconductor chip attached to a surface of the substrate; connecting conductors disposed on the surface of the substrate; a mold formed on the substrate and in which the connecting conductors and the semiconductor chip are provided; and connecting via holes extending through the mold and exposing the connecting conductors. With respect to a first connecting via hole of the connecting via holes, a planar distance between a first connecting conductor exposed by the first connecting via hole and an entrance of the first connecting via hole is not uniform.Type: GrantFiled: May 28, 2014Date of Patent: August 18, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hak-Kyoon Byun, Dae-Young Choi, Mi-Yeon Kim
-
Patent number: 9083138Abstract: The invention relates to a micro-scale cooling element (1) having a mounting surface (2) for a constituent part, in particular a semiconductor component, that is to be cooled, which element is configured, in particular, cuboidally and has in the interior a micro-scale cooling structure (3) that is connected via connecting conduits (4) to at least one inflow opening (5) and at least one outflow opening (6) through which a cooling medium is conveyable to and dischargeable from the micro-scale structure (3), the micro-scale cooling element having a monolithic structure.Type: GrantFiled: December 14, 2005Date of Patent: July 14, 2015Assignee: IQ EVOLUTION GMBHInventor: Thomas Ebert
-
Patent number: 9076884Abstract: A method of making a package for a semiconductor device having electrical terminals. At least one semiconductor device is located on a substrate. A first dielectric layer is printed on at least a portion of the semiconductor device to include first recesses aligned with a plurality of the electrical terminals. A conductive material is deposited in the first recesses forming contact members. A second dielectric layer is printed on at least a portion of the first dielectric layer to include second recesses aligned with a plurality of the first recesses. A conductive material is deposited in at least a portion of the second recesses to include a circuit geometry and a plurality of exposed terminals. A compliant material is deposited in recesses in one or more of the first and second dielectric layers adjacent to a plurality of the exposed terminals.Type: GrantFiled: November 21, 2013Date of Patent: July 7, 2015Assignee: HSIO TECHNOLOGIES, LLCInventor: James Rathburn
-
Patent number: 9070558Abstract: A bundled memory includes a substrate, a first memory die, a second memory die, a scribe line, and an electrical connection. The first memory die has a first input/output bus, and the second memory die has a second input/output bus, where the first memory die and the second memory die are formed over the substrate. The scribe line is formed between the first memory die and the second memory die. The electrical connection is formed over the scribe line for electrically connecting to the first input/output bus and the second input/output bus, where the electrical connection is electrically connected to an external input/output bus, where a size of the external input/output bus of the bundled memory is larger than or equal to a size of the first input/output bus and a size of the second input/output bus.Type: GrantFiled: March 13, 2013Date of Patent: June 30, 2015Assignee: Etron Technology, Inc.Inventors: Bor-Doou Rong, Chun Shiah
-
Patent number: 9054090Abstract: A semiconductor package that includes a substrate having a metallic back plate, an insulation body and a plurality of conductive pads on the insulation body, and a semiconductor die coupled to said conductive pads, the conductive pads including regions readied for direct connection to pads external to the package using a conductive adhesive.Type: GrantFiled: July 15, 2014Date of Patent: June 9, 2015Assignee: International Rectifier CorporationInventor: Martin Standing
-
Patent number: 9041187Abstract: A semiconductor package that includes a substrate having a metallic back plate, an insulation body and a plurality of conductive pads on the insulation body, and a semiconductor die coupled to said conductive pads, the conductive pads including regions readied for direct connection to pads external to the package using a conductive adhesive.Type: GrantFiled: July 11, 2014Date of Patent: May 26, 2015Assignee: International Rectifier CorporationInventor: Martin Standing
-
Patent number: 9041186Abstract: Disclosed is a semiconductor device including first and second semiconductor elements, first and second external connection terminals and a sealing member. The first external connection terminal is provided at a first surface of the first semiconductor element. The second semiconductor element is provided at a second surface side, that is at a side opposite to the first surface, of the first semiconductor element. The second external connection terminal is connected to the second semiconductor element, and the second external connection terminal is configured to be, together with the first external connection terminal, connected to a wiring board. The sealing member seals the first and second semiconductor elements and exposes a portion, that is configured to be connected to the wiring board, of the first external connection terminal and a portion, that is configured to be connected to the wiring board, of the second external connection terminal.Type: GrantFiled: March 22, 2013Date of Patent: May 26, 2015Assignee: FUJITSU SEMICONDUCTOR LIMITEDInventors: Ryuji Nomoto, Yoshiyuki Yoneda, Koichi Nakamura
-
Patent number: 9041185Abstract: A semiconductor device includes a substrate, a first land formed in a first surface of the substrate, a second land formed in a second surface of the substrate, a first terminal coupled to the second land, a line coupled to the first land and the second land, a second terminal formed in the second surface of the substrate and a branch line coupled to the line and the second terminal. The second terminal is coupled to the first land and the second land and is not coupled to other lands in the first surface. The second surface is different surface from the first surface.Type: GrantFiled: December 17, 2012Date of Patent: May 26, 2015Assignee: Renesas Electronics CorporationInventors: Naoto Akiyama, Toshiaki Umeshima
-
Patent number: 9041160Abstract: A semiconductor integrated circuit device includes: a rectangular shaped semiconductor substrate; a metal wiring layer formed on or over the semiconductor substrate; and a passivation layer covering the metal wiring layer. A corner non-wiring region where no portion of the metal wiring layer is formed is disposed in a corner of the semiconductor substrate. A slit is formed in a portion of the metal wiring layer which is close to the corner of the semiconductor substrate. The passivation layer includes a first passivation layer which is formed on the metal wiring layer and a second passivation layer which is formed on the first passivation layer. The first passivation layer is formed of a material that is softer than a material of the second passivation layer.Type: GrantFiled: June 18, 2014Date of Patent: May 26, 2015Assignee: Rohm Co., Ltd.Inventors: Mitsuru Okazaki, Youichi Kajiwara, Naoki Takahashi, Akira Shimizu
-
Patent number: 9035472Abstract: In a semiconductor device, a conductor pattern is disposed in a position overlapped by a semiconductor chip in a thickness direction over the mounting surface (lower surface) of a wiring board. A solder resist film (insulating layer) covering the lower surface of the wiring board has apertures formed such that multiple portions of the conductor pattern are exposed. The conductor pattern has conductor apertures. The outlines of the apertures and the conductor apertures overlap with each other, in a plan view, respectively.Type: GrantFiled: November 15, 2013Date of Patent: May 19, 2015Assignee: Renesas Electronics CorporationInventor: Takaharu Nagasawa
-
Patent number: 9035449Abstract: [Solving means] In a package member assembly, a plurality of package members are integrally formed. The package member assembly includes a plurality of bottomed holes provided on a front main face and a back main face of a wafer made of glass, and external terminals connected to side-face conductors attached to inner wall faces of the bottomed holes on the back main face.Type: GrantFiled: April 2, 2010Date of Patent: May 19, 2015Assignee: DAISHINKU CORPORATIONInventors: Syunsuke Satoh, Naoki Kohda, Hiroki Yoshioka
-
Patent number: 9035194Abstract: Embodiments of the present disclosure are directed towards a circuit board having integrated passive devices such as inductors, capacitors, resistors and associated techniques and configurations. In one embodiment, an apparatus includes a circuit board having a first surface and a second surface opposite to the first surface and a passive device integral to the circuit board, the passive device having an input terminal configured to couple with electrical power of a die, an output terminal electrically coupled with the input terminal, and electrical routing features disposed between the first surface and the second surface of the circuit board and coupled with the input terminal and the output terminal to route the electrical power between the input terminal and the output terminal, wherein the input terminal includes a surface configured to receive a solder ball connection of a package assembly including the die. Other embodiments may be described and/or claimed.Type: GrantFiled: October 30, 2012Date of Patent: May 19, 2015Assignee: Intel CorporationInventors: M D Altaf Hossain, Jin Zhao, John T. Vu
-
Patent number: 9022632Abstract: A light emitting diode (LED) package includes: a main body mounted on a substrate; a light emitting diode that is mounted in the main body and emits light; and a lead frame exposed to allow the main body to be selectively top-mounted or side-mounted. A backlight unit includes: a light guide plate configured to allow a light source to proceed to a liquid crystal panel; a light emitting diode (LED) mounted in a main body mounted on a substrate and generating a light source; and an LED package having a lead frame exposed to allow the main body to be selectively top-mounted or side-mounted, and being mounted on the light guide plate.Type: GrantFiled: July 3, 2009Date of Patent: May 5, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Geun-Young Kim, Tomohisa Onishi, Jung-Hun Lee, Young-Taek Kim, Jong-Jin Park, Mi-Jeong Yun, Young-Sam Park, Hun-Joo Hahm, Hyung-Suk Kim, Seong-Yeon Han, Do-Hun Kim, Dae-Yeon Kim, Dae-Hyun Kim, Jung-Kyu Park
-
Publication number: 20150115430Abstract: A semiconductor package includes a chip, a sealing body covering the chip, and a plurality of external connection terminals connected to the chip. The external connection terminals expose from a surface of the sealing body and are arranged in a grid on the surface of the sealing body. In the grid on the surface of the sealing body, each external connection terminal is adjacent to an area vacant of an other external connection terminal in at least one direction of eight directions from each external connection terminal, the eight directions including first linear directions along a row of the grid, second linear directions along a row of the grid perpendicular to the first linear directions, and four diagonal directions defined between the first linear directions and the second linear directions.Type: ApplicationFiled: October 23, 2014Publication date: April 30, 2015Inventor: Toshihisa YAMAMOTO
-
Patent number: 9018750Abstract: Disclosed is a package that includes a wafer substrate and a metal stack seed layer. The metal stack seed layer includes a titanium thin film outer layer. A resist layer is provided in contact with the titanium thin film outer layer of the metal stack seed layer, the resist layer forming circuitry. A method for manufacturing a package is further disclosed. A metal stack seed layer having a titanium thin film outer layer is formed. A resist layer is formed so as to be in contact with the titanium thin film outer layer of the metal stack seed layer, and circuitry is formed from the resist layer.Type: GrantFiled: August 10, 2012Date of Patent: April 28, 2015Assignee: Flipchip International, LLCInventors: Robert Forcier, Douglas Scott
-
Patent number: 9013882Abstract: A high-frequency module has a multilayer board formed by laminating a plurality of sheets made of a thermoplastic resin material and subjecting the laminated sheets to thermocompression bonding, and an IC chip placed in a cavity provided in the multilayer board. A gap is provided between a side of the IC chip and an inner wall of the cavity. The multilayer board includes a via-hole conductor provided near the inner wall of the cavity for preventing the resin sheets from being softened and flowing into the cavity upon thermocompression bonding.Type: GrantFiled: July 11, 2014Date of Patent: April 21, 2015Assignee: Murata Manufacturing Co., Ltd.Inventors: Naoki Gouchi, Takahiro Baba
-
Semicondutor device package placed within fitting portion of wiring member and attached to heat sink
Patent number: 9006879Abstract: The invention is to provide a semiconductor apparatus configured to position a semiconductor device reliably and easily without having a protruding portion formed in the bottom surface of the semiconductor device in the semiconductor apparatus. A semiconductor apparatus is fabricated by attaching a semiconductor device of a surface mount package type and a wiring member to a heat sink. A fitting portion in which the semiconductor device is fit is provided to the wiring member, so that the semiconductor device is positioned by fitting the semiconductor device into the fitting portion provided to the wiring member. According to the semiconductor apparatus of the invention, it becomes possible to position the semiconductor device at a high degree of accuracy.Type: GrantFiled: October 20, 2010Date of Patent: April 14, 2015Assignee: Mitsubishi Electric CorporationInventors: Masaki Kato, Masahiko Fujita, Kazuyasu Sakamoto -
Patent number: 9000579Abstract: An integrated circuit package system includes a substrate having an opening provided therein, forming a conductor in the opening having a closed end at the bottom, attaching an integrated circuit die over the substrate, and connecting a die interconnect to the integrated circuit die and the closed end of the conductor.Type: GrantFiled: March 30, 2007Date of Patent: April 7, 2015Assignee: STATS ChipPAC Ltd.Inventors: Il Kwon Shim, Dario S. Filoteo, Jr., Emmanuel Espiritu, Rachel Layda Abinan
-
Publication number: 20150091152Abstract: Disclosed herein are an external connection terminal, a semiconductor package having the external connection terminal, and a method of manufacturing the same. The external connection terminal includes an internal insulating material, an external insulating material formed to enclose the internal insulating material, and metal lines formed between the internal insulating material and the external insulating material.Type: ApplicationFiled: September 19, 2014Publication date: April 2, 2015Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Eun Jung JO, Chang Seob HONG, Kyu Hwan OH, Kang Hyun LEE
-
Patent number: 8994156Abstract: Electronic devices including a semiconductor device package, a substrate, and first and second solder joints. The semiconductor device package includes a die pad, leads and enhancement elements surrounding the die pad, a chip electrically connected to the leads, and a package body encapsulating the chip, portions of the leads, and portions of the enhancement elements, but leaving exposed at least a side surface of each enhancement element. Side surfaces of the enhancement elements and the package body are coplanar. The substrate includes first pads corresponding to the leads and second pads corresponding to the enhancement elements. The first solder joints are disposed between the first pads and the leads. The second solder joints are disposed between the second pads and the enhancement elements. The second solder joints contact side surfaces of the enhancement elements. The surface area of the second pads is greater than the surface area of the corresponding enhancement elements.Type: GrantFiled: July 29, 2013Date of Patent: March 31, 2015Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Po-Shing Chiang, Ping-Cheng Hu, Yu-Fang Tsai
-
Patent number: 8994165Abstract: A power semiconductor device includes power semiconductor elements joined to wiring patterns of a circuit substrate, cylindrical external terminal communication sections, and wiring means for forming electrical connection between, for example, the power semiconductor elements and the cylindrical external terminal communication sections. The power semiconductor elements, the cylindrical external terminal communication sections, and the wiring means are sealed with transfer molding resin. The cylindrical external terminal communication sections are arranged on the wiring patterns so as to be substantially perpendicular to the wiring patterns, such that external terminals are insertable and connectable to the cylindrical external terminal communication sections, and such that a plurality of cylindrical external terminal communication sections among the cylindrical external terminal communication sections are arranged two-dimensionally on each of wiring patterns that act as main circuits.Type: GrantFiled: July 16, 2009Date of Patent: March 31, 2015Assignee: Mitsubishi Electric CorporationInventors: Takeshi Oi, Seiji Oka, Yoshiko Obiraki, Osamu Usui, Yasushi Nakayama
-
Patent number: 8987064Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a lead-frame having a metal connector mounted thereon and having a peripheral mounting region; forming an insulation cover on the lead-frame and on the metal connector; connecting an integrated circuit die over the insulation cover; forming a top encapsulation on the integrated circuit die with the peripheral mounting region exposed from the top encapsulation; forming a routing layer, having a conductive land, from the lead-frame; and forming a bottom encapsulation partially encapsulating the routing layer and the insulation cover.Type: GrantFiled: January 11, 2013Date of Patent: March 24, 2015Assignee: STATS ChipPAC Ltd.Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua
-
Patent number: 8987912Abstract: A semiconductor device includes a substrate having a conductor; a semiconductor chip disposed on the substrate and electrically connected to the conductor; a tubular electrode having one end electrically connected to the conductor; and a sealing resin sealing the substrate, the semiconductor chip and the electrode. The electrode is configured to be extendable and contractible in the stacking direction in which the substrate and the semiconductor chip are stacked in the state before sealing of the sealing resin. The edge of the other end of the electrode is exposed from the sealing resin. The electrode has a hollow space opened at the edge of the other end. Therefore, a semiconductor device reduced in size and a method of manufacturing this semiconductor device can be provided.Type: GrantFiled: February 3, 2011Date of Patent: March 24, 2015Assignee: Mitsubishi Electric CorporationInventor: Yoshihiro Yamaguchi
-
Publication number: 20150076682Abstract: A thinned integrated circuit device and manufacturing process for the same are disclosed. The manufacturing process includes forming a through-silicon via (TSV) on a substrate, a first terminal of the TSV is exposed on a first surface of the substrate, disposing a bump on the first surface of the substrate to make the bump electrically connected with the TSV, disposing an integrated circuit chip (IC) on the bump so that a first side of the IC is connected to the bump, disposing a thermal interface material (TIM) layer on a second side of the IC opposite to the first side of the IC, attaching a heat-spreader cap on the IC by the TIM layer, and backgrinding a second surface of the substrate to expose the TSV to the second surface of the substrate while carrying the heat-spreader cap.Type: ApplicationFiled: September 12, 2014Publication date: March 19, 2015Inventors: Sheng-Tsai WU, Heng-Chieh CHIEN, John H. LAU, Yu-Lin CHAO, Wei-Chung LO
-
Patent number: 8981552Abstract: This power converter includes a first substrate, a second substrate, a power conversion element, and a case portion, and the case portion includes a first connection terminal connected to a first conductor pattern arranged on a side of the first substrate closer to the power conversion element and a second connection terminal connected to a second conductor pattern arranged on a side of the second substrate opposite to the power conversion element.Type: GrantFiled: February 20, 2012Date of Patent: March 17, 2015Assignee: Kabushiki Kaisha Yaskawa DenkiInventors: Shoichiro Shimoike, Daisuke Yoshimi
-
Patent number: 8982561Abstract: A lightweight radio/CD player for vehicular application includes a case and frontal interface formed of polymer based material molded to provide details to accept audio devices and radio receivers, as well as the circuit boards required for electrical control and display. The case and frontal interface are of composite structure, including an insert molded electrically conductive wire mesh screen that has been pre-formed to contour with the molding operation. The wire mesh provides shielding and grounding of the circuit boards via exposed wire mesh pads and adjacent ground clips.Type: GrantFiled: May 28, 2013Date of Patent: March 17, 2015Assignee: Delphi Technologies, Inc.Inventors: Chris R. Snider, Vineet Gupta, Joseph K. Huntzinger, Michael G. Coady, Curtis Allen Stapert, Kevin Earl Meyer, Timothy D. Garner, Allen E. Oberlin
-
Patent number: 8981539Abstract: A power semiconductor device comprises a lead frame unit, a control die, a first MOSFET die and a second MOSFET die, wherein the lead frame unit comprises at least a die paddle for mounting the first and second MOSFET dies, a first pin and a second pin for connecting to top electrodes of the first and second MOSFET dies, a first row of carrier pins and a second row of carrier pins disposed in-line with the first and second pins respectively for the control die to mount thereon.Type: GrantFiled: June 10, 2013Date of Patent: March 17, 2015Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yan Xun Xue, Hamza Yilmaz
-
Patent number: 8981540Abstract: A package structure is disclosed, which includes: a carrier having a recessed portion formed on a lower side thereof and filled with a dielectric material; a semiconductor element disposed on an upper side of the carrier and electrically connected to the carrier; and an encapsulant formed on the upper side of the carrier for encapsulating the semiconductor element. Therein, the dielectric material is exposed from the encapsulant. As such, when the carrier is disposed on a circuit board, the dielectric material is sandwiched between the lower side of the carrier and the circuit board to form a decoupling capacitor, thereby improving the power integrity.Type: GrantFiled: June 20, 2013Date of Patent: March 17, 2015Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Cheng-Yu Chiang, Wen-Jung Chiang, Hsing-Hung Lee
-
Patent number: 8975740Abstract: A semiconductor module has a metallic base plate; an insulated circuit board fixed on the metallic base plate; a semiconductor element mounted on the insulated circuit board; a resin case to house the semiconductor element, and having an upper surface with an opening; a terminal exposed from the opening of the resin case to an outer portion in a vertical direction; and an insulating holding piece having a triangular or a rectangular cross-section and one surface contacting the terminal. The terminal has a projecting portion disposed inside the resin case to restrict a movement of the terminal in the vertical direction. The resin case has a first recess portion to fit the projecting portion and a second recess portion disposed on the upper surface of the resin case so that the holding piece pushes the projecting portion on the terminal toward the first recess portion for insertion.Type: GrantFiled: December 17, 2013Date of Patent: March 10, 2015Assignee: Fuji Electric Co., Ltd.Inventor: Shunta Horie
-
Publication number: 20150062852Abstract: Semiconductor packages having through electrodes and methods for fabricating the same are provided. The method for fabricating a semiconductor package may comprise providing a package substrate including a core having a top surface and a bottom surface and a plurality of surface mount pads on the top surface of the core, providing a passive component on the package substrate between the surface mount pads, and forming an electrical connection that fills spaces between the surface mount pads and the passive component provided therebetween and electrically connects the passive component to the package substrate.Type: ApplicationFiled: May 15, 2014Publication date: March 5, 2015Applicant: Samsung Electronics Co., Ltd.Inventors: In-Jae LEE, Jin-Young JUNG
-
Patent number: 8956915Abstract: Provided is a semiconductor device including a flexible circuit board which includes a first external electrode provided on a first face and second and third external electrodes provided on a second face; a plurality of memory devices and passive components; a supporter which is provided with a groove on one face; and a computing processor device. The memory devices and the passive components are connected to the first external electrode, the one face of the supporter is bonded on the first face of the flexible circuit board so that the groove houses the memory devices and the passive components. The flexible circuit board is bent along a perimeter of the supporter to be wrapped around a side face and another face of the supporter. On the flexible circuit board, the second external electrode is provided on the second face which is opposite to the first external electrode, and the third external electrode is provided on the second face which is bent to the another face of the supporter.Type: GrantFiled: November 19, 2012Date of Patent: February 17, 2015Assignees: NEC Corporation, NEC AccessTechnica Ltd.Inventors: Takao Yamazaki, Shinji Watanabe, Shizuaki Masuda, Katsuhiko Suzuki
-
Patent number: 8952523Abstract: An integrated circuit package apparatus includes a packaging substrate, an integrated circuit coupled to an upper side of the packaging substrate, an array of contacts coupled to an underside of the packaging substrate for electrically coupling the integrated circuit to a circuit board, and a lid coupled to the upper side of the packaging substrate. In one form, the lid includes a central portion lying on a first plane, corner areas lying on a second plane, and arcuate wall portions disposed between and interconnecting the corner areas and the central portion. Other forms of the lid are provided.Type: GrantFiled: September 27, 2010Date of Patent: February 10, 2015Assignee: Cisco Technology, Inc.Inventors: Mudasir Ahmad, Mohan R. Nagar, Weidong Xie
-
Patent number: 8952261Abstract: The present invention enables additional processes required for forming vertical wiring and rewiring in a double face package (DFP) or a wafer level chip size package (WLCSP) to be implemented through use of a component for vertical wiring and rewiring, to thereby simplify the manufacturing process and reduce cost. An electronic component for interconnection is incorporated into an electronic device package in which a circuit element including a semiconductor chip is disposed and which has external electrodes connected to the circuit element via vertical interconnects and horizontal interconnects.Type: GrantFiled: November 24, 2010Date of Patent: February 10, 2015Assignee: Kyushu Institute of TechnologyInventors: Masamichi Ishihara, Minoru Enomoto, Shigeru Nomura
-
Patent number: 8952520Abstract: A power semiconductor device with improved productivity, reduced size and reduction of amounting area therefore is provided. In the provided power semiconductor device, an external terminal does not limit an increase in current. The power semiconductor device is sealed with transfer molding resin. In the power semiconductor device, a cylindrical external terminal communication section is arranged on a wiring pattern so as to be substantially perpendicular to the wiring pattern. An external terminal can be inserted and connected to the cylindrical external terminal communication section. The cylindrical external terminal communication section allows the inserted external terminal to be electrically connected to the wiring pattern. A taper is formed at, at least, one end of the cylindrical external terminal communication section, which one end is joined to the wiring pattern.Type: GrantFiled: July 16, 2009Date of Patent: February 10, 2015Assignee: Mitsubishi Electric CorporationInventors: Yoshiko Obiraki, Seiji Oka, Osamu Usui, Yasushi Nakayama, Takeshi Oi