Of Layers Not Containing Si, E.g., Pzt, Al 2 O 3 (epo) Patents (Class 257/E21.253)
-
Patent number: 9460896Abstract: A plasma processing method performs an etching process (S101) of supplying a first fluorine-containing gas into a plasma processing space and etching a target substrate with plasma of the first fluorine-containing gas. Then, the plasma processing method performs a carbon-containing material removal process (S102) of supplying an O2 gas into the plasma processing space and removing, with plasma of the O2 gas, a carbon-containing material deposited on a member, of which a surface is arranged to face the plasma processing space, after the etching process. Thereafter, the plasma processing method performs a titanium-containing material removal process (S103) of supplying a nitrogen-containing gas and a second fluorine-containing gas into the plasma processing space and removing, with plasma of the nitrogen-containing gas and the second fluorine-containing gas, the titanium-containing material deposited on the member after the etching process.Type: GrantFiled: August 7, 2013Date of Patent: October 4, 2016Assignee: TOKYO ELECTRON LIMITEDInventor: Akitoshi Harada
-
Patent number: 8952452Abstract: Semiconductor devices, and a method of manufacturing the same, include a gate insulating film pattern over a semiconductor substrate. A gate electrode is formed over the gate insulating film pattern. A spacer structure is formed on at least one side of the gate electrode and the gate insulating film pattern. The spacer structure includes a first insulating film spacer contacting the gate insulating film pattern, and a second insulating film spacer on an outer side of the first insulating film spacer. The semiconductor device has an air gap between the first insulating film spacer and the second insulating film spacer.Type: GrantFiled: December 3, 2012Date of Patent: February 10, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Seong Kang, Yoon-Hae Kim, Jong-Shik Yoon
-
Patent number: 8946776Abstract: A semiconductor device includes a semiconductor substrate configured to include a channel, a gate supported by the semiconductor substrate to control current flow through the channel, a first dielectric layer supported by the semiconductor substrate and including an opening in which the gate is disposed, and a second dielectric layer disposed between the first dielectric layer and a surface of the semiconductor substrate in a first area over the channel. The second dielectric layer is patterned such that the first dielectric layer is disposed on the surface of the semiconductor substrate in a second area over the channel.Type: GrantFiled: June 26, 2012Date of Patent: February 3, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Bruce M. Green, Darrell G. Hill, Jenn Hwa Huang, Karen E. Moore
-
Patent number: 8907390Abstract: Disclosed herein is a thermally-assisted magnetic tunnel junction structure including a thermal barrier. The thermal barrier is composed of a cermet material in a disordered form such that the thermal barrier has a low thermal conductivity and a high electric conductivity. Compared to conventional magnetic tunnel junction structures, the disclosed structure can be switched faster and has improved compatibility with standard semiconductor fabrication processes.Type: GrantFiled: November 11, 2010Date of Patent: December 9, 2014Assignee: Crocus Technology Inc.Inventor: Jason Reid
-
Patent number: 8901526Abstract: A variable resistive memory device capable of reducing contact resistance by including a contact layer having low contact resistance, the variable resistive memory device including a substrate comprising an active region; a gate line on the substrate; a first contact layer electrically connected to the active region; a memory cell contact plug electrically connected to the first contact layer; and a variable resistive memory cell electrically connected to the memory cell contact plug, wherein the first contact layer has less contact resistance with respect to the active region than the memory cell contact plug.Type: GrantFiled: January 30, 2013Date of Patent: December 2, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-hyung Nam, Yong-kwan Kim, Ho-joong Lee, Pulunsol Cho
-
Patent number: 8878275Abstract: In one general aspect, an apparatus can include a channel region disposed in a semiconductor substrate, a gate dielectric disposed on the channel region and a drift region disposed in the semiconductor substrate adjacent to the channel region. The apparatus can further include a field plate having an end portion disposed between a top surface of the semiconductor substrate and the gate dielectric The end portion can include a surface in contact with the gate dielectric, the surface having a first portion aligned along a first plane non-parallel to a second plane along which a second portion of the surface is aligned, the first plane being non-parallel to the top surface of the semiconductor substrate and the second plane being non-parallel to the top surface of the semiconductor substrate.Type: GrantFiled: February 18, 2013Date of Patent: November 4, 2014Assignee: Fairchild Semiconductor CorporationInventors: Sunglyong Kim, Mark Schmidt, Christopher Nassar, Steven Leibiger
-
Patent number: 8871574Abstract: Some embodiments include memory cells including a memory component having a first conductive material, a second conductive material, and an oxide material between the first conductive material and the second conductive material. A resistance of the memory component is configurable via a current conducted from the first conductive material through the oxide material to the second conductive material. Other embodiments include a diode comprising metal and a dielectric material and a memory component connected in series with the diode. The memory component includes a magnetoresistive material and has a resistance that is changeable via a current conducted through the diode and the magnetoresistive material.Type: GrantFiled: August 5, 2013Date of Patent: October 28, 2014Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Patent number: 8669123Abstract: In a method of determining the distance (d) between an integrated circuit (1) and a substrate (2) emitted light enters the at least semi transparent substrate (2), passes through the substrate (2) and an at least semi transparent material (8), is reflected by the integrated circuit (1), passes again through the material (8) and the substrate (2), and leaves the substrate (2). The at least semi transparent material (8), particularly is an at least semi transparent adhesive, provided between the substrate (2) and the integrated circuit (1). The distance (d) between the substrate (2) and the integrated circuit (1) is determined by evaluating the intensities of the light leaving and entering the substrate (2), particularly by evaluating the ratio between the intensities of the light leaving and entering the substrate (2).Type: GrantFiled: November 25, 2008Date of Patent: March 11, 2014Assignee: NXP B.V.Inventor: Christian Zenz
-
Patent number: 8637927Abstract: Semiconductor devices and methods of forming the same may be provided. The semiconductor devices may include a trench in a substrate. The semiconductor devices may also include a bulk electrode within opposing sidewalls of the trench. The semiconductor devices may further include a liner electrode between the bulk electrode and the opposing sidewalls of the trench. The liner electrode may include a sidewall portion between a sidewall of the bulk electrode and one of the opposing sidewalls of the trench.Type: GrantFiled: October 6, 2011Date of Patent: January 28, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Heedon Hwang, Ji-Young Min, Jongchul Park, Insang Jeon, Woogwan Shim
-
Publication number: 20130341678Abstract: A semiconductor device includes a semiconductor substrate configured to include a channel, a gate supported by the semiconductor substrate to control current flow through the channel, a first dielectric layer supported by the semiconductor substrate and including an opening in which the gate is disposed, and a second dielectric layer disposed between the first dielectric layer and a surface of the semiconductor substrate in a first area over the channel. The second dielectric layer is patterned such that the first dielectric layer is disposed on the surface of the semiconductor substrate in a second area over the channel.Type: ApplicationFiled: June 26, 2012Publication date: December 26, 2013Applicant: Freescale Semiconductor, Inc.Inventors: Bruce M. Green, Darrell G. Hill, Jenn Hwa Huang, Karen E. Moore
-
Patent number: 8551836Abstract: A method of manufacturing a semiconductor device includes forming an insulating film over a semiconductor substrate, forming a capacitor including a lower electrode, a capacitor dielectric film including a ferroelectric material, and an upper electrode over the insulating film, forming a first protective insulating film over a side surface and upper surface of the capacitor by a sputtering method, and forming a second protective insulating film over the first protective insulating film by an atomic layer deposition method.Type: GrantFiled: May 16, 2011Date of Patent: October 8, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Wensheng Wang
-
Patent number: 8536699Abstract: In a manufacturing process of a semiconductor device by forming a structure film on a substrate in a reaction chamber of a manufacturing apparatus, cleaning inside the reaction chamber is performed. That is, a precoat film made of a silicon nitride film containing boron is deposited on an inner wall of the reaction chamber, a silicon nitride film not containing boron is formed as the structure film on the substrate in the reaction chamber, and the inner wall of the reaction chamber is dry etched to be cleaned. At this time, the dry etching is terminated after boron is detected in a gas exhausted from the reaction chamber.Type: GrantFiled: October 13, 2011Date of Patent: September 17, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kenichiro Toratani, Takashi Nakao, Ichiro Mizushima
-
Patent number: 8426255Abstract: A method for manufacturing a semiconductor package structure is disclosed. In one embodiment, the method includes the steps of forming a plurality of conductive pastes on a matrix lead frame with a groove located within a predetermined distance from each conductive paste on the lead; partially curing the conductive pastes so that the conductive pastes are in a semi-cured state; preparing at least one chip with a plurality of bumps thereon; electrically connecting the chip and the lead by implanting the bumps into the semi-cured conductive pastes, wherein the groove on the lead of the matrix lead frame is configured to receive overflowed semi-cured conductive pastes; curing the semi-cured conductive pastes to completely secure the bumped chip; and forming an encapsulating material covering the lead frame and the chip. The method can also be applied in pre-molded lead frame package.Type: GrantFiled: September 14, 2011Date of Patent: April 23, 2013Assignee: Chipmos Technologies, Inc.Inventor: Geng-Shin Shen
-
Patent number: 8237264Abstract: A method of manufacturing a semiconductor device has forming a ferroelectric film over a substrate, placing the substrate having the ferroelectric film in a chamber substantially held in vacuum, introducing oxygen and an inert gas into the chamber, annealing the ferroelectric film in the chamber, and containing oxygen and the inert gas while the chamber is maintained sealed.Type: GrantFiled: January 20, 2011Date of Patent: August 7, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Kouichi Nagai
-
Methods of forming a hole having a vertical profile and semiconductor devices having a vertical hole
Patent number: 8211804Abstract: In a method of forming a hole, an insulation layer is formed on a substrate, and a preliminary hole exposing the substrate is formed through the insulation layer. A photosensitive layer pattern including an organic polymer is then formed on the substrate to fill the preliminary hole. An etching gas including hydrogen fluoride (HF) or fluorine (F2) is then provided onto the photosensitive layer pattern to etch the insulation layer so that width of the preliminary hole is increased.Type: GrantFiled: February 11, 2011Date of Patent: July 3, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Hyo-San Lee, Bo-Un Yoon, Kun-Tack Lee, Dae-Hyuk Kang, Seong-Ho Moon, So-Ra Han -
Patent number: 8134194Abstract: Some embodiments include memory cells including a memory component having a first conductive material, a second conductive material, and an oxide material between the first conductive material and the second conductive material. A resistance of the memory component is configurable via a current conducted from the first conductive material through the oxide material to the second conductive material. Other embodiments include a diode including metal and a dielectric material and a memory component connected in series with the diode. The memory component includes a magnetoresistive material and has a resistance that is changeable via a current conducted through the diode and the magnetoresistive material.Type: GrantFiled: May 22, 2008Date of Patent: March 13, 2012Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Patent number: 8101513Abstract: (a) A recess is formed through an insulating film formed over a semiconductor substrate. (b) After the recess is formed, a temperature of the substrate is raised to 300° C. or higher at a temperature rising rate of 10° C./s or slower and a first degassing process is executed. (c) After the first degassing process, a conductive film is deposited on the insulating film, the conductive film being embedded in the recess. (d) The deposited conductive film is polished until the insulating film is exposed. It is possible to suppress occurrence of defects during CMP to be performed after a conductive member is deposited on the surface of the insulating film having a recess formed therethrough.Type: GrantFiled: March 3, 2006Date of Patent: January 24, 2012Assignee: Fujitsu LimitedInventors: Tsuyoshi Kanki, Nobuyuki Ohtsuka, Hisaya Sakai, Noriyoshi Shimizu
-
Patent number: 8071483Abstract: In a manufacturing process of a semiconductor device by forming a structure film on a substrate in a reaction chamber of a manufacturing apparatus, cleaning inside the reaction chamber is performed. That is, a precoat film made of a silicon nitride film containing boron is deposited on an inner wall of the reaction chamber, a silicon nitride film not containing boron is formed as the structure film on the substrate in the reaction chamber, and the inner wall of the reaction chamber is dry etched to be cleaned. At this time, the dry etching is terminated after boron is detected in a gas exhausted from the reaction chamber.Type: GrantFiled: September 22, 2009Date of Patent: December 6, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kenichiro Toratani, Takashi Nakao, Ichiro Mizushima
-
Patent number: 8062921Abstract: A phase change memory may be made with improved speed and stable characteristics over extended cycling. The alloy may be selected by looking at alloys that become stuck in either the set or the reset state and finding a median or intermediate composition that achieves better cycling performance. Such alloys may also experience faster programming and may have set and reset programming speeds that are substantially similar.Type: GrantFiled: February 3, 2009Date of Patent: November 22, 2011Assignee: Intel CorporationInventors: Guy C. Wicker, Carl Schell, Sergey A. Kostylev, Stephen J. Hudgens
-
Publication number: 20110237082Abstract: There is provided a micro pattern forming method including forming a thin film on a substrate; forming a film serving as a mask when processing the thin film; processing the film serving as a mask into a pattern including lines having a preset pitch; trimming the pattern including the lines; and forming an oxide film on the pattern including the lines and on the thin film by alternately supplying a source gas and an activated oxygen species. Here, the process of trimming the pattern and the process of forming an oxide film are consecutively performed in a film forming apparatus configured to form the oxide film.Type: ApplicationFiled: June 7, 2011Publication date: September 29, 2011Applicant: TOKYO ELECTRON LIMITEDInventors: Shigeru Nakajima, Kazuhide Hasebe, Pao-Hwa Chou, Mitsuaki Iwashita, Reiji Niino
-
Patent number: 7985667Abstract: A method for patterning a semiconductor device includes forming a lower electrode conductive layer over a substrate, forming a stack structure including a lower electrode conductive layer, a first ferromagnetic layer, an insulation layer and a second ferromagnetic layer over a substrate, forming an upper electrode conductive layer used as a first hard mask over the stack structure, forming a second hard mask layer over the upper electrode conductive layer, selectively etching the second hard mask layer to form a second hard mask pattern, etching the upper electrode conductive layer using the second hard mask pattern as an etch barrier to form an upper electrode, and etching the stack structure including the lower electrode conductive layer, the first ferromagnetic layer, the insulation layer and the second ferromagnetic layer by at least using the upper electrode as an etch barrier.Type: GrantFiled: June 26, 2009Date of Patent: July 26, 2011Assignee: Hynix Semiconductor Inc.Inventor: Sang-Hoon Cho
-
Patent number: 7964512Abstract: In one implementation, a method is provided for etching a high k dielectric material in a plasma etch reactor, the method comprising plasma etching the high k dielectric material with a first plasma gas reactant mixture having BCl3. The high k dielectric material may include Al2O3 in a stack having a silicon layer. The etching may include supplying a passivation gas, for example C2H4, and may further include supplying a diluent gas such as a noble gas, for example He. In some implementations, the etching may be performed with a reactive ion etch process.Type: GrantFiled: August 22, 2005Date of Patent: June 21, 2011Assignee: Applied Materials, Inc.Inventors: Xikun Wang, Wei Liu, Yan Du, Mei Hua Shen
-
Patent number: 7943530Abstract: Prototype semiconductor structures each including a semiconductor link portion and two adjoined pad portions are formed by lithographic patterning of a semiconductor layer on a dielectric material layer. The sidewalls of the semiconductor link portions are oriented to maximize hole mobility for a first-type semiconductor structures, and to maximize electron mobility for a second-type semiconductor structures. Thinning by oxidation of the semiconductor structures reduces the width of the semiconductor link portions at different rates for different crystallographic orientations. The widths of the semiconductor link portions are predetermined so that the different amount of thinning on the sidewalls of the semiconductor link portions result in target sublithographic dimensions for the resulting semiconductor nanowires after thinning.Type: GrantFiled: April 3, 2009Date of Patent: May 17, 2011Assignee: International Business Machines CorporationInventors: Lidija Sekaric, Tymon Barwicz, Dureseti Chidambarrao
-
Patent number: 7897414Abstract: A method of manufacturing a semiconductor device has forming a ferroelectric film over a substrate, placing the substrate having the ferroelectric film in a chamber substantially held in vacuum, introducing oxygen and an inert gas into the chamber, annealing the ferroelectric film in the chamber, and containing oxygen and the inert gas while the chamber is maintained sealed.Type: GrantFiled: January 8, 2009Date of Patent: March 1, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Kouichi Nagai
-
Patent number: 7883632Abstract: A plasma processing apparatus that enables polymer to be removed from an electrically insulated electrode. A susceptor of the plasma processing apparatus is disposed in a substrate processing chamber having a processing space therein. A radio frequency power source is connected to the susceptor. An upper electrode plate is electrically insulated from a wall of the substrate processing chamber and from the susceptor. A DC power source is connected to the upper electrode plate. A controller of the plasma processing apparatus determines a value of a negative DC voltage to be applied to the upper electrode plate in accordance with processing conditions for RIE processing to be carried out.Type: GrantFiled: March 21, 2007Date of Patent: February 8, 2011Assignee: Tokyo Electron LimitedInventors: Masanobu Honda, Yutaka Matsui, Manabu Sato
-
Patent number: 7820553Abstract: Methods of preventing photoresist scum formation for etch processes for patterning material layers of semiconductor device material layers are disclosed. A treatment of N2 and O2 is used to prevent the formation of photoresist scum. The treatment may be performed in-situ, and may be performed during the etch process, after the etch process, or both. The treatment is particularly beneficial when implemented during the patterning of low dielectric constant material layers, and when used for the formation of isolated via patterns.Type: GrantFiled: July 20, 2005Date of Patent: October 26, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yin-Shen Chu, Chia-Piao Lee
-
Patent number: 7811919Abstract: Methods for fabricating a back-end-of-line (BEOL) wiring structure that includes an on-chip inductor and an on-chip capacitor, as well as methods for tuning and fabricating a resonator that includes the on-chip inductor and on-chip capacitor. The fabrication methods generally include forming the on-chip capacitor and on-chip inductor in different metallization levels of the BEOL wiring structure and laterally positioned to be substantially vertical alignment. The on-chip capacitor may serve as a Faraday shield for the on-chip inductor. Optionally, a Faraday shield may be fabricated either between the on-chip capacitor and the on-chip inductor, or between the on-chip capacitor and the substrate. The BEOL wiring structure may include at least one floating electrode capable of being selectively coupled with the directly-connected electrodes of the on-chip capacitor for tuning, during circuit operation, a resonance frequency of an LC resonator that further includes the on-chip inductor.Type: GrantFiled: June 26, 2008Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Douglas M. Daley, Mete Erturk, Edward J. Gordon
-
Patent number: 7704888Abstract: Methods for removing photoresist from semiconductor structures are provided. In an exemplary embodiment, a method for removing photoresist from a semiconductor structure having a high-k dielectric material layer overlying a substrate comprises depositing a photoresist overlying the high-k dielectric material layer and patterning the photoresist. The temperature of the substrate is adjusted to a temperature of no less than about 400° C. and hydrogen gas is excited to form a hydrogen plasma of excited H and H2 species. The photoresist is subjected to the excited H and H2 species from the hydrogen plasma.Type: GrantFiled: January 23, 2007Date of Patent: April 27, 2010Assignee: Globalfoundries Inc.Inventor: Richard J. Carter
-
Patent number: 7682956Abstract: The present invention relates, in general, to a method for three-dimensional (3D) microfabrication of complex, high aspect ratio structures with arbitrary surface height profiles in metallic materials, and to devices fabricated in accordance with this process. The method builds upon anisotropic deep etching methods for metallic materials previously developed by the inventors by enabling simplified realization of complex, non-prismatic structural geometries composed of multiple height levels and sloping and/or non-planar surface profiles. The utility of this approach is demonstrated in the fabrication of a sloping electrode structure intended for application in bulk micromachined titanium micromirror devices, however such a method could find use in the fabrication of any number of other microactuator, microsensor, microtransducer, or microstructure devices as well.Type: GrantFiled: June 1, 2006Date of Patent: March 23, 2010Assignee: The Regents of the University of CaliforniaInventors: Masaru P. Rao, Marco F. Aimi, Noel C. MacDonald
-
Patent number: 7662711Abstract: A method of forming a dual damascene pattern for a metal interconnection by a relatively simple process. Only a portion of an interlayer insulating film is initially etched when forming a via hole. When the interlayer insulating is etched to form a trench, the remaining portion of the via hole may be etched simultaneously.Type: GrantFiled: May 23, 2007Date of Patent: February 16, 2010Assignee: Dongbu HiTek Co., Ltd.Inventors: Sang-Il Hwang, Hyun Ju Lim
-
Patent number: 7629206Abstract: Fabrication methods for making thin film devices on transparent substrates are described. Gate, source, and drain electrodes of a transistor are formed on a transparent substrate. The widths of the drain electrode and source electrodes are greater than a width of the gate electrode. A dielectric layer is formed on the gate electrode. A semiconductor layer is deposited proximate to the gate, source and drain electrodes. Photoresist is deposited on the semiconductor. The photoresist is exposed to light directed through the transparent substrate so that the gate electrode masks the photoresist from the light. The semiconductor layer is removed in regions exposed to the light.Type: GrantFiled: February 26, 2007Date of Patent: December 8, 2009Assignees: 3M Innovative Properties Company, Palo Alto Research Center IncorporatedInventors: Michael Albert Haase, Robert A. Street
-
Patent number: 7585683Abstract: A method of fabricating a ferroelectric device includes forming a ferroelectric layer on a substrate in a reaction chamber. An inactive gas is provided into the reaction chamber while unloading the substrate therefrom to thereby substantially inhibit formation of an impurity layer on the ferroelectric layer.Type: GrantFiled: July 17, 2007Date of Patent: September 8, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Hyun Im, Byoung-Jae Bae, Ik-Soo Kim, Jang-Eun Heo, Choong-Man Lee, Dong-Chul Yoo
-
Patent number: 7507677Abstract: A method is provided for processing a substrate including removing amorphous carbon material disposed on a low k dielectric material with minimal or reduced defect formation and minimal dielectric constant change of the low k dielectric material. In one aspect, the invention provides a method for processing a substrate including depositing at least one dielectric layer on a substrate surface, wherein the dielectric layer comprises silicon, oxygen, and carbon and has a dielectric constant of about 3 or less, forming amorphous carbon material on the at least one dielectric layer, and removing the one or more amorphous carbon layers by exposing the one or more amorphous carbon layers to a plasma of a hydrogen-containing gas.Type: GrantFiled: November 8, 2006Date of Patent: March 24, 2009Assignee: Applied Materials, Inc.Inventor: Christopher Dennis Bencher
-
Patent number: 7432210Abstract: A method of opening a carbon-based hardmask layer composed of amorphous carbon containing preferably at least 60% carbon and between 10 and 40% hydrogen. The hardmask is opened by plasma etching using an etching gas composed of H2, N2, and CO. The etching is preferably performed in a plasma etch reactor having an HF biased pedestal electrode and a capacitively VHF biased showerhead.Type: GrantFiled: October 5, 2005Date of Patent: October 7, 2008Assignee: Applied Materials, Inc.Inventors: Judy Wang, Shing-Li Sung, Shawming Ma, Bryan Pu
-
Semiconductor device capacitors with oxide-nitride layers and methods of fabricating such capacitors
Patent number: 7422943Abstract: Capacitors having upper electrodes that include a lower electrode, a dielectric layer and an upper electrode that includes a conductive metal nitride layer and a doped polysilicon germanium layer are provided. At least part of the conductive metal nitride layer is oxidized and/or at least part of the dielectric layer is nitridized.Type: GrantFiled: March 22, 2006Date of Patent: September 9, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-cheol Lee, Young-sun Kim, Jung-hee Chung, Jae-hyoung Choi, Se-hoon Oh, Hong-bum Park