Of Silicon-containing Layer (epo) Patents (Class 257/E21.312)
-
Patent number: 11437242Abstract: Exemplary methods of etching semiconductor substrates may include flowing a fluorine-containing precursor into a processing region of a semiconductor processing chamber. The processing region may house a substrate having an exposed region of a first silicon-containing material and an exposed region of a second silicon-containing material. The second silicon-containing material may be exposed within a recessed feature defined by the substrate. The methods may include flowing a silicon-containing precursor into the processing region of the semiconductor processing chamber. The methods may include forming a plasma within the processing region of the semiconductor processing chamber to generate plasma effluents of the fluorine-containing precursor and the silicon-containing precursor. The methods may include contacting the substrate with the plasma effluents. The methods may include removing at least a portion of the second silicon-containing material.Type: GrantFiled: November 27, 2018Date of Patent: September 6, 2022Assignee: Applied Materials, Inc.Inventors: Jungmin Ko, Kwang-Soo Kim, Thomas Choi, Nitin Ingle
-
Patent number: 11373878Abstract: A technique for semiconductor manufacturing is provided. The technique includes the operations as follows. A semiconductor structure having a first material and a second material is revived. The first material has a first incubation time to a first etching chemistry. The second material has a second incubation time to the first etching chemistry. The first incubation time is shorter than the second incubation time. A first main etch to the semiconductor structure for a first duration by the first etching chemistry is performed. The first duration is greater than the first incubation time and shorter than the second incubation time.Type: GrantFiled: January 20, 2021Date of Patent: June 28, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Han-Yu Lin, Li-Te Lin, Tze-Chung Lin, Fang-Wei Lee, Yi-Lun Chen, Jung-Hao Chang, Yi-Chen Lo, Fo-Ju Lin, Kenichi Sano, Pinyen Lin
-
Patent number: 11328909Abstract: Exemplary methods for conditioning a processing region of a semiconductor processing chamber may include forming conditioning plasma effluents of an oxygen-containing precursor in a semiconductor processing chamber. The methods may include contacting interior surfaces of the semiconductor processing chamber bordering a substrate processing region with the conditioning plasma effluents. The methods may also include treating the interior surfaces of the semiconductor processing chamber.Type: GrantFiled: December 22, 2017Date of Patent: May 10, 2022Assignee: Applied Materials, Inc.Inventors: Hanshen Zhang, Zhenjiang Cui, Nitin Ingle
-
Patent number: 11121229Abstract: A method of fabricating a semiconductor structure includes forming a GaN-based semiconductor layer on a substrate, forming a silicon-containing insulating layer on the GaN-based semiconductor layer, forming a recess in the silicon-containing insulating layer in a first etching step, wherein the first etching step is performed by using a fluorine-containing etchant and applying a first bias power, and enlarging the recess to extend into the GaN-based semiconductor layer in a second etching step, wherein the second etching step is performed by using the same fluorine-containing etchant as the first etching step and applying a second bias power that is greater than the first bias power. In addition, a method of fabricating a high electron mobility transistor is provided.Type: GrantFiled: December 28, 2017Date of Patent: September 14, 2021Assignee: Vanguard International Semiconductor CorporationInventors: Yung-Fung Lin, Yu-Chieh Chou
-
Patent number: 10796944Abstract: A method for surface treatment of an at least primarily crystalline substrate surface of a substrate such that by amorphization of the substrate surface, an amorphous layer is formed at the substrate surface with a thickness d>0 nm of the amorphous layer. This invention also relates to a corresponding device for surface treatment of substrates.Type: GrantFiled: September 25, 2019Date of Patent: October 6, 2020Assignee: EV Group E. Thallner GmbHInventor: Markus Wimplinger
-
Patent number: 10490439Abstract: A method for surface treatment of an at least primarily crystalline substrate surface of a substrate such that by amorphization of the substrate surface, an amorphous layer is formed at the substrate surface with a thickness d>0 nm of the amorphous layer. This invention also relates to a corresponding device for surface treatment of substrates.Type: GrantFiled: August 22, 2018Date of Patent: November 26, 2019Assignee: EV Group E. Thallner GmbHInventor: Markus Wimplinger
-
Patent number: 10361070Abstract: A deposit on a target object can be removed or the amount thereof can be reduced after plasma etching is completed and before the target object is carried out of a chamber. A method of processing the target object is provided. The method includes etching including a main etching of etching an etching target film of the target object placed on a stage at a low temperature by generating plasma of a processing gas containing a fluorocarbon gas and/or a hydrofluorocarbon gas; raising, immediately after the etching is performed or immediately after the main etching is performed, a temperature of an electrostatic chuck; and carrying-out the target object from the chamber in a state that the temperature of the electrostatic chuck is set to a high temperature.Type: GrantFiled: January 22, 2018Date of Patent: July 23, 2019Assignee: TOKYO ELECTRON LIMITEDInventors: Taku Gohira, Jin Kudo
-
Patent number: 10170553Abstract: Device structure and fabrication methods for a bipolar junction transistor. An emitter layer is formed on a base layer and etched to form an emitter of the device structure. The emitter layer has a concentration of an element that varies as a function of the thickness of the emitter layer. The etch rate of the emitter layer varies as a function of the concentration of the element such that the emitter has a variable width over the thickness of the emitter layer.Type: GrantFiled: June 19, 2017Date of Patent: January 1, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Renata Camillo-Castillo, Qizhi Liu, John J. Pekarik
-
Patent number: 9941125Abstract: A method of patterning a substrate includes forming a hard mask layer over the substrate; forming a first material layer over the hard mask layer; and forming a trench in the first material layer. The method further includes treating the hard mask layer with an ion beam through the trench. An etching rate of a treated portion of the hard mask layer reduces with respect to an etching process while an etching rate of untreated portions of the hard mask layer remains substantially unchanged with respect to the etching process. After the treating of the hard mask layer, the method further includes removing the first material layer and removing the untreated portions of the hard mask layer with the etching process, thereby forming a hard mask over the substrate. The method further includes etching the substrate with the hard mask as an etch mask.Type: GrantFiled: August 31, 2015Date of Patent: April 10, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tsung-Lin Yang, Hua Feng Chen, Kuei-Shun Chen, Min-Yann Hsieh, Po-Hsueh Li, Shih-Chi Fu, Yuan-Hsiang Lung, Yan-Tso Tsai
-
Patent number: 9853233Abstract: A method of increasing a work function of an electrode is provided. The method comprises obtaining an electronegative species from a precursor using electromagnetic radiation and reacting a surface of the electrode with the electronegative species. An electrode comprising a functionalized substrate is also provided.Type: GrantFiled: August 28, 2014Date of Patent: December 26, 2017Assignee: OTI Lumionics Inc.Inventors: Michael Helander, Zhibin Wang, Jacky Qiu, Zheng-Hong Lu
-
Patent number: 9698386Abstract: A method of increasing a work function of an electrode is provided. The method comprises obtaining an electronegative species from a precursor using electromagnetic radiation and reacting a surface of the electrode with the electronegative species. An electrode comprising a functionalized substrate is also provided.Type: GrantFiled: April 15, 2013Date of Patent: July 4, 2017Assignee: OTI Lumionics Inc.Inventors: Michael Helander, Jacky Qiu, Zhibin Wang, Zheng-Hong Lu
-
Patent number: 9640385Abstract: The present disclosure provides methods for removing gate electrode residuals from a gate structure after a gate electrode patterning process. In one example, a method for forming high aspect ratio features in a gate electrode layer in a gate structure includes performing an surface treatment process on gate electrode residuals remaining on a gate structure disposed on a substrate, selectively forming a treated residual in the gate structure on the substrate with some untreated regions nearby in the gate structure, and performing a remote plasma residual removal process to remove the treated residual from the substrate.Type: GrantFiled: January 19, 2016Date of Patent: May 2, 2017Assignee: APPLIED MATERIALS, INC.Inventors: Bhargav Citla, Chentsau Ying, Srinivas D. Nemani
-
Patent number: 9478439Abstract: Embodiments of the invention provide a substrate etching method, which includes: a deposition operation for depositing a polymer on a side wall of a silicon groove, an etching operation for etching the side wall of the silicon groove, and repeating the deposition operation and the etching operation at least twice. In the process of completing all cycles of the etching operation, a chamber pressure of a reaction chamber is decreased from a preset highest pressure to a preset lowest pressure according to a preset rule. The substrate etching method, according to various embodiments of the invention, avoid the problem of damaging the side wall, thereby making the side wall smooth.Type: GrantFiled: November 1, 2013Date of Patent: October 25, 2016Assignee: BEIJING NMC CO., LTD.Inventor: Zhongwei Jiang
-
Semiconductor structures including carrier wafers and methods of using such semiconductor structures
Patent number: 9472518Abstract: A semiconductor structure comprising a carrier wafer and a device wafer. The carrier wafer comprises trenches sized and configured to receive conductive pillars of the device wafer. The carrier wafer and the device wafer are fusion bonded together and back side processing effected on the device wafer. The device wafer may be released from the carrier wafer by one or more of mechanically cleaving, thermally cleaving, and mechanically separating. Methods of forming the semiconductor structure including the carrier wafer and the device wafer are disclosed.Type: GrantFiled: April 4, 2014Date of Patent: October 18, 2016Assignee: Micron Technology, Inc.Inventors: Sharon N. Farrens, Keith R. Cook -
Patent number: 9330930Abstract: A plasma etching method for etching a substrate includes an adjustment step adjusting a concentration distribution of active species contained in plasma. The adjustment step adjusts a supply rate of an etching gas according to whether a supply region on a substrate to which the etching gas is supplied corresponds to a region where an effect of diffusion of the supplied etching gas is greater than an effect of flow of the supplied etching gas or a region where the effect of flow of the supplied etching gas is greater than the effect of diffusion of the supplied etching gas.Type: GrantFiled: February 6, 2015Date of Patent: May 3, 2016Assignee: TOKYO ELECTRON LIMITEDInventors: Kazuhiro Kubota, Masanobu Honda, Takayuki Katsunuma
-
Patent number: 8846540Abstract: A semiconductor device includes a semiconductor substrate having an etch target layer provided on the surface thereof, and a hard mask layer formed over the etch target layer and including silicon, wherein the hard mask layer includes a dual structure including a first area and a second area having a larger etch rate than the first area, in order to increase an etching selectivity of the hard mask layer.Type: GrantFiled: December 12, 2012Date of Patent: September 30, 2014Assignee: SK Hynix Inc.Inventors: Sung-Kwon Lee, Jun-Hyeub Sun, Young-Kyun Jung
-
Patent number: 8809132Abstract: A capping layer may be deposited over the active channel of a thin film transistor (TFT) in order to protect the active channel from contamination. The capping layer may affect the performance of the TFT. If the capping layer contains too much hydrogen, nitrogen, or oxygen, the threshold voltage, sub threshold slope, and mobility of the TFT may be negatively impacted. By controlling the ratio of the flow rates of the nitrogen, oxygen, and hydrogen containing gases, the performance of the TFT may be optimized. Additionally, the power density, capping layer deposition pressure, and the temperature may also be controlled to optimize the TFT performance.Type: GrantFiled: August 22, 2011Date of Patent: August 19, 2014Assignee: Applied Materials, Inc.Inventor: Yan Ye
-
Patent number: 8753985Abstract: Molecular layer deposition of silicon carbide is described. A deposition precursor includes a precursor molecule which contains silicon, carbon and hydrogen. Exposure of a surface to the precursor molecule results in self-limited growth of a single layer. Though the growth is self-limited, the thickness deposited during each cycle of molecular layer deposition involves multiple “atomic” layers and so each cycle may deposit thicknesses greater than typically found during atomic layer depositions. Precursor effluents are removed from the substrate processing region and then the surface is irradiated before exposing the layer to the deposition precursor again.Type: GrantFiled: September 27, 2012Date of Patent: June 17, 2014Assignee: Applied Materials, Inc.Inventors: Brian Underwood, Abhijit Basu Mallick, Nitin K. Ingle
-
Patent number: 8598040Abstract: A method for etching features in a plurality of silicon based bilayers forming a stack on a wafer in a plasma processing chamber is provided. A main etch gas is flowed into the plasma processing chamber. The main etch gas is formed into a plasma, while providing a first pressure. A wafer temperature of less than 20° C. is maintained. The pressure is ramped to a second pressure less than the first pressure as the plasma etches through a plurality of the plurality of silicon based bilayers. The flow of the main etch gas is stopped after a first plurality of the plurality of bilayers is etched.Type: GrantFiled: September 6, 2011Date of Patent: December 3, 2013Assignee: Lam Research CorporationInventors: Anne Le Gouil, Jeffrey R. Lindain, Yasushi Ishikawa, Yoko Yamaguchi-Adams
-
Patent number: 8435904Abstract: A method of substantially uniformly removing silicon oxide is disclosed. The silicon oxide to be removed includes at least one cavity therein or more than one density or strain therein. The silicon oxide having the at least one cavity or more than one density or strain is exposed to a gaseous mixture of NH3 and HF and heated, to substantially uniformly remove the silicon oxide. A method of removing an exposed sacrificial layer without substantially removing exposed isolation regions using the gaseous mixture of NH3 and HF and heat is also disclosed, as is an intermediate semiconductor device structure that includes a semiconductor substrate, a sacrificial layer overlying the semiconductor substrate, a diffusion barrier overlying the sacrificial layer, and exposed isolation regions.Type: GrantFiled: August 4, 2010Date of Patent: May 7, 2013Assignee: Micron Technology, Inc.Inventors: Nishant Sinha, Gurtej S. Sandhu, Joseph N. Greeley
-
Patent number: 8394714Abstract: Micro-fluid ejection heads have anti-reflective coatings. The coatings destructively interfere with light at wavelengths of interest during subsequent photo imaging processing, such as during nozzle plate imaging. Methods include determining wavelengths of photoresists. Layers are applied to the substrate and anodized. They form an oxidized layer of a predetermined thickness and reflectivity that essentially eliminates stray and scattered light during production of nozzle plates. Process conditions include voltages, biasing, lengths of time, and bathing solutions, to name a few. Tantalum and titanium oxides define further embodiments as do layer thicknesses and light wavelengths.Type: GrantFiled: July 30, 2010Date of Patent: March 12, 2013Assignee: Lexmark International, Inc.Inventor: Byron V. Bell
-
Patent number: 8338240Abstract: To provide a method for manufacturing a transistor which has little variation in characteristics and favorable electric characteristics. A gate insulating film is formed over a gate electrode; a semiconductor layer including a microcrystalline semiconductor is formed over the gate insulating film; an impurity semiconductor layer is formed over the semiconductor layer; a mask is formed over the impurity semiconductor layer, and then the semiconductor layer and the impurity semiconductor layer are etched with use of the mask to form a semiconductor stacked body; the mask is removed and then the semiconductor stacked body is exposed to plasma generated in an atmosphere containing a rare gas to form a barrier region on a side surface of the semiconductor stacked body; and a wiring over the impurity semiconductor layer of the semiconductor stacked body is formed.Type: GrantFiled: September 20, 2011Date of Patent: December 25, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoshi Toriumi, Shinobu Furukawa
-
Patent number: 8187973Abstract: A method for manufacturing a semiconductor device which includes: alternately supplying a silicon source and an oxidant to deposit a silicon oxide film on a surface of a semiconductor substrate, wherein the silicon source is supplied under a supply condition where an adsorption amount of molecules of the silicon source on the semiconductor substrate is increased without causing an adsorption saturation of the molecules of the silicon source on the semiconductor substrate, and wherein the oxidant is supplied under a supply condition where impurities remain in the molecules of the silicon source adsorbed on the semiconductor substrate.Type: GrantFiled: March 16, 2009Date of Patent: May 29, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Katsuyuki Sekine, Kazuhei Yoshinaga
-
Patent number: 8133814Abstract: Methods are provided for fabricating a semiconductor device. One embodiment includes forming an insulator layer overlying a semiconductor substrate and depositing a layer of polycrystalline silicon overlying the insulator layer. Conductivity determining impurity ions are implanted into at least an upper portion of the layer of polycrystalline silicon. At least the upper portion of the layer of polycrystalline silicon is etched using a first anisotropic etch chemistry to expose an edge portion of the upper portion. An oxide barrier is formed on the edge portion and a further portion of the layer of polycrystalline silicon is etched using the first anisotropic etch chemistry. Then a final portion of the layer of polycrystalline silicon is etched using a second anisotropic etch chemistry.Type: GrantFiled: December 3, 2010Date of Patent: March 13, 2012Assignee: GLOBALFOUNDRIES Inc.Inventors: Steffen Laufer, Gunter Grasshoff
-
Patent number: 7994541Abstract: Embodiments relate to a method for forming a wiring in a semiconductor device, that may include laminating a conductive layer for wiring formation on a semiconductor substrate, forming a photoresist layer pattern on the conductive layer, performing primary dry etching for the conductive layer after employing the photoresist layer pattern as a mask, thereby forming a wiring pattern, partially removing the photoresist layer pattern through secondary dry etching, thereby forming a passivation layer on a surface of the wiring pattern, performing tertiary dry etching for the wiring pattern and a diffusion barrier after employing the photoresist layer pattern as a mask, thereby forming a metal wiring, and removing the photoresist layer pattern.Type: GrantFiled: July 14, 2009Date of Patent: August 9, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Jong Soon Lee
-
Patent number: 7939437Abstract: A method for the production of a contact structure of a solar cell allows p-contacts and n-contacts to be produced simultaneously.Type: GrantFiled: June 11, 2009Date of Patent: May 10, 2011Assignee: Deutsche Cell GmbHInventors: Andreas Krause, Bernd Bitnar, Holger Neuhaus
-
Patent number: 7906434Abstract: A semiconductor device manufacturing method includes: depositing a first insulating film and a second insulating film on a substrate sequentially and forming a pattern on the second insulating film; forming a silicon film on the pattern; forming a sidewall made of the silicon film by processing the silicon film until a part of the second insulating film is exposed by use of etch-back; removing the second insulating film; and performing dry etching by use of a fluorocarbon-based gas, to process the first insulating film by using the sidewall as a mask. The processing of the first insulating film includes applying on the substrate a self-bias voltage Vdc that satisfies a relational expression of Vdc<46x?890, where a film thickness of the silicon film that constitutes the sidewall is x nm (19.5?x?22.1).Type: GrantFiled: August 12, 2009Date of Patent: March 15, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Junichi Hashimoto, Mitsuhiro Omura, Yasuyoshi Hyodo, Takamichi Tsuchiya
-
Patent number: 7786016Abstract: A method of substantially uniformly removing silicon oxide is disclosed. The silicon oxide to be removed includes at least one cavity therein or more than one density or strain therein. The silicon oxide having at least one cavity or more than one density or strain is exposed to a gaseous mixture of NH3 and HF and heated, to substantially uniformly remove the silicon oxide. A method of removing an exposed sacrificial layer without substantially removing exposed isolation regions using the gaseous mixture of NH3 and HF and heat is also disclosed, as is an intermediate semiconductor device structure that includes a semiconductor substrate, a sacrificial layer overlying the semiconductor substrate, a diffusion barrier overlying the sacrificial layer, and exposed isolation regions.Type: GrantFiled: January 11, 2007Date of Patent: August 31, 2010Assignee: Micron Technology, Inc.Inventors: Nishant Sinha, Gurtej S. Sandhu, Joseph N. Greeley
-
Patent number: 7763547Abstract: In an etch process for forming via openings and trench openings in a low-k dielectric layer, the material removal of an underlying etch stop layer is decoupled from the etching through the low-k dielectric in that the reduction in thickness is substantially achieved during the resist removal. For this purpose, the resist plasma etch may correspondingly be controlled to obtain the desired target thickness of the etch stop layer, wherein fluorine may be provided from an external source and/or fluorine may be generated in a controlled manner from polymer layers deposited within the etch chamber.Type: GrantFiled: August 8, 2005Date of Patent: July 27, 2010Assignee: GlobalFoundries Inc.Inventors: Thomas Werner, Matthias Schaller, Massud Aminpur
-
Patent number: 7754610Abstract: A method of plasma etching tungsten silicide over polysilicon particularly useful in fabricating flash memory having both a densely packed area and an open (iso) area requiring a long over etch due to microloading. Wafer biasing is decreased in the over etch. The principal etchant include NF3 and Cl2. Argon is added to prevent undercutting at the dense/iso interface. Oxygen and nitrogen oxidize any exposed silicon to increase etch selectivity and straightens the etch profile. SiCl4 may be added for additional selectivity.Type: GrantFiled: June 2, 2006Date of Patent: July 13, 2010Assignee: Applied Materials, Inc.Inventors: Kyeong-Tae Lee, Jinhan Choi, Bi Jang, Shashank C. Deshmukh, Meihua Shen, Thorsten B. Lill, Jae Bum Yu
-
Patent number: 7682991Abstract: A method of manufacturing a silicon carbide semiconductor device includes forming a trench for a MOS gate in an SiC substrate by dry etching. Thereafter, the substrate with the trench is heat treated. The heat treatment includes heating the substrate in an Ar gas atmosphere or in a mixed gas atmosphere containing SiH4 and Ar at a temperature between 1600° C. and 1800° C., and thereafter in a hydrogen gas atmosphere at a temperature between 1400° C. and 1500° C. The present manufacturing method smoothens the trench inner surface and rounds the corners in the trench to prevent the electric field from localizing thereto.Type: GrantFiled: December 19, 2007Date of Patent: March 23, 2010Assignee: Fuji Electric Device Technology Co., Ltd.Inventors: Yasuyuki Kawada, Takeshi Tawara, Tae Tawara
-
Patent number: 7678588Abstract: An optical critical dimension measuring method, applicable in measuring a pattern, that includes a plurality of polysilicon layers, of a device, is provided. The method includes obtaining a real curve corresponding to the to-be-measured device. Then, determining whether an ion implantation process has been performed on the polysilicon layers, a different module is selected. A correlation process is performed according to the selected module to generate a theoretical curve that correlates with the real curve to obtain a plurality of parameters corresponding to the theoretical curve.Type: GrantFiled: January 22, 2008Date of Patent: March 16, 2010Assignee: United Microelectronics Corp.Inventors: Chun-Chi Huang, Wen-Yi Teng
-
Patent number: 7648914Abstract: Embodiments of the invention generally provide methods for etching a substrate. In one embodiment, the method includes determining a substrate temperature target profile that corresponds to a uniform deposition rate of etch by-products on a substrate, preferentially regulating a temperature of a first portion of a substrate support relative to a second portion of the substrate support to obtain the substrate temperature target profile on the substrate, and etching the substrate on the preferentially regulated substrate support. In another embodiment, the method includes providing a substrate in a processing chamber having a selectable distribution of species within the processing chamber and a substrate support with lateral temperature control, wherein a temperature profile induced by the substrate support and a selection of species distribution comprise a control parameter set, etching a first layer of material and etching a second layer of material respectively using different control parameter sets.Type: GrantFiled: March 2, 2006Date of Patent: January 19, 2010Assignee: Applied Materials, Inc.Inventors: Thomas J. Kropewnicki, Theodoros Panagopoulos, Nicolas Gani, Wilfred Pau, Meihua Shen, John P. Holland
-
Patent number: 7645666Abstract: One or more embodiments relate to a method of making a heterojunction bipolar transistor (HBT) structure. The method includes: forming a partially completed heterojunction bipolar transistor (HBT) structure where the partially completed heterojunction bipolar transistor (HBT) structure includes a silicon layer having an exposed surface and a nitride layer having an exposed surface. The method includes growing a first oxide on the silicon layer and etching the nitride layer using an etchant.Type: GrantFiled: July 23, 2007Date of Patent: January 12, 2010Assignee: Infineon Technologies AGInventor: Detlef Wilhelm
-
Patent number: 7504040Abstract: An RF power (Bottom RF) from a radio-frequency power source 12 is turned off (t5) and the supply of a He gas 14 to a back face of a wafer W is stopped (t5) when an end point detector 17 (EPD) detects an end point (t5), and a high-voltage DC power source 13 (HV) is turned off (t6) under the condition in which an RF power (Top RF) from a radio-frequency power source 11 is controlled to fall within a range in which etching does not progress and plasma discharge can be maintained (t5). This process enables the inhibition of the adhesion of particles while an etching amount is accurately controlled.Type: GrantFiled: February 28, 2007Date of Patent: March 17, 2009Assignee: Tokyo Electron LimitedInventors: Etsuo Iijima, Hiroshi Tsuchiya
-
Patent number: 7413963Abstract: A method of edge bevel rinse. First, a wafer having a coating material layer disposed thereon is provided. A light beam is optically projected on the wafer to form a reference pattern. The reference pattern defines a central region, and a bevel region surrounding the central region on the surface of the wafer. Subsequently, the coating material layer positioned in the bevel region is removed according to the reference pattern.Type: GrantFiled: April 12, 2006Date of Patent: August 19, 2008Assignee: Touch Micro-System Technology Inc.Inventors: Shih-Min Huang, Sh-Pei Yang
-
Patent number: 7341922Abstract: When etching is performed with respect to a silicon-containing material by using a dry etching apparatus having a dual power source, the application of bias power is initiated before oxidization proceeds at a surface of the silicon-containing material. Specifically, the application of the bias power is initiated before the application of source power is initiated. Alternatively, the source power and the bias power are applied such that the effective value of the source power reaches a second predetermined value after the effective value of the bias power reaches a first predetermined value.Type: GrantFiled: July 18, 2006Date of Patent: March 11, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takeshi Yamashita, Takao Yamaguchi, Hideo Niko
-
Patent number: 7122488Abstract: Methods are provided for forming silicon dioxide (SiO2) on a silicon carbide (SiC) substrate. The method comprises: providing a SiC substrate; supplying an atmosphere including oxygen; performing a high-density (HD) plasma-based process; and, forming a SiO2 layer overlying the SiC substrate. Typically, performing the HD plasma-based process includes connecting a top electrode to an inductively coupled HD plasma source. In one aspect, SiO2 is grown on the SiC substrate. Then, an HD plasma oxidation process is performed that creates a reactive oxygen species and breaks the Si—C bonds in the SiC substrate, to form free Si and C atoms in the SiC substrate. The free Si atoms in the SiC substrate are bonded to the HD plasma-generated reactive oxygen species, and the SiO2 layer is grown.Type: GrantFiled: March 29, 2004Date of Patent: October 17, 2006Assignee: Sharp Laboratories of America, Inc.Inventors: Pooran Chandra Joshi, Apostolos T. Voutsas, John W. Hartzell
-
Publication number: 20050087893Abstract: A method for removing an oxide layer such as a natural oxide layer and a semiconductor manufacturing apparatus which uses the method to remove the oxide layer. A vertically movable susceptor is installed at the lower portion in a processing chamber and a silicon wafer is loaded onto the susceptor when it is at the lower portion of the processing chamber. The air is exhausted from the processing chamber to form a vacuum condition therein. A hydrogen gas in a plasma state and a fluorine-containing gas are supplied into the processing chamber to induce a chemical reaction with the oxide layer on the silicon wafer, resulting in a reaction layer. Then, the susceptor is moved up to the upper portion of the processing chamber, to anneal the silicon wafer on the susceptor with a heater installed at the upper portion of the processing chamber, thus vaporizing the reaction layer. The vaporized reaction layer is exhausted out of the chamber.Type: ApplicationFiled: November 29, 2004Publication date: April 28, 2005Inventors: Seung-pil Chung, Kyu-whan Chang, Sun-jung Lee, Kun-tack Lee, Im-soo Park, Kwang-wook Lee, Moon-hee Lee