Thin Film Unipolar Transistor (epo) Patents (Class 257/E21.411)
-
Publication number: 20130071963Abstract: A thin film transistor fabrication method allows forming a first photoresist pattern on a triple layer of insulation, conductive and metal films opposite to a semiconductor pattern. A first metal pattern and a conductive pattern are formed through an etch process before forming source and drain regions through a first ion injection process. A second photoresist pattern with a narrower width than that of the first photoresist pattern is derived from the first photoresist pattern. The first metal pattern is reformed into a second metal pattern with a narrower width than that of the second photoresist pattern. A process is performed that includes removing the second photoresist pattern, forming LDD (Lightly Doped Drain) regions in the semiconductor pattern, and forming GOLDD (Gate Overlap LDD) regions in the semiconductor pattern. A second insulation film is formed before forming source and drain electrodes on the second insulation film.Type: ApplicationFiled: September 12, 2012Publication date: March 21, 2013Inventor: Hee Dong CHOI
-
Publication number: 20130069061Abstract: A TFT 17 provided on a substrate 3 is provided. The TFT 17 includes a gate electrode 31, a gate insulating film 32, a semiconductor 33, a source electrode 34, a drain electrode 35, and a protection film 36. The semiconductor 33 includes a metal oxide semiconductor. The semiconductor 33 has a source portion 33a which is in contact with the source electrode 34, a drain portion 33b which is in contact with the drain electrode 35, and a channel portion 33c which is exposed through the source electrode 34 and the drain electrode 35. A conductive layer 37 having a relatively small electrical resistance is formed in each of the source portion 33a and the drain portion 33b. The conductive layer 37 is removed from the channel portion 33c.Type: ApplicationFiled: April 27, 2011Publication date: March 21, 2013Inventor: Makoto Nakazawa
-
Publication number: 20130065339Abstract: A method of fabricating a liquid crystal display device includes: a first step of attaching a polarizing plate to an outer surface of a liquid crystal panel; a second step of attaching a tape carrier package (TCP) to the liquid crystal panel; a third step of coating a resin onto a rear surface of the TCP and a connection portion of the liquid crystal panel and the TCP; a fourth step of inspecting the TCP and the liquid crystal display panel; a fifth step of inserting the liquid crystal panel into a transferring means; a sixth step of transferring the transferring means; a seventh step of extracting the liquid crystal panel from the transferring means; a eighth step of attaching the TCP to a printed circuit board (PCB); a ninth step of inspecting the PCB, the TCP and the liquid crystal panel; and a tenth step of assembling the liquid crystal panel and a backlight unit with a plurality of frames.Type: ApplicationFiled: November 9, 2012Publication date: March 14, 2013Applicant: LG DISPLAY CO., LTD.Inventor: LG DISPLAY CO., LTD.
-
Patent number: 8395208Abstract: It is an object to provide an SGT production method capable of obtaining a structure for reducing a resistance of a gate, a desired gate length, desired source and drain configurations and a desired diameter of a pillar-shaped semiconductor.Type: GrantFiled: May 23, 2012Date of Patent: March 12, 2013Assignee: Unisantis Electronics Singapore Pte Ltd.Inventors: Fujio Masuoka, Shintaro Arai, Hiroki Nakamura, Tomohiko Kudo
-
Patent number: 8394684Abstract: Techniques are discloses to apply an external stress onto the source/drain semiconductor fin sidewall areas and latch the same onto the semiconductor fin before releasing the sidewalls for subsequent salicidation and contact formation. In particular, the present disclosure provides methods in which selected portions of a semiconductor are subjected to an amorphizing ion implantation which disorients the crystal structure of the selected portions of the semiconductor fins, relative to portions of the semiconductor fin that is beneath a gate stack and encapsulated with various liners. At least one stress liner is formed and then stress memorization occurs by performing a stress latching annealing. During this anneal, recrystallization of the disoriented crystal structure occurs. The at least one stress liner is removed and thereafter merging of the semiconductor fins in the source/drain regions is performed.Type: GrantFiled: July 22, 2010Date of Patent: March 12, 2013Assignee: International Business Machines CorporationInventors: Sivananda K. Kanakasabapathy, Hemanth Jagannathan, Sanjay Mehta
-
Patent number: 8394671Abstract: It is an object to provide a highly reliable semiconductor device which includes a thin film transistor having stable electric characteristics. It is another object to manufacture a highly reliable semiconductor device at lower cost with high productivity. In a method for manufacturing a semiconductor device which includes a thin film transistor where a semiconductor layer having a channel formation region, a source region, and a drain region are formed using an oxide semiconductor layer, heat treatment (heat treatment for dehydration or dehydrogenation) is performed so as to improve the purity of the oxide semiconductor layer and reduce impurities such as moisture. Moreover, the oxide semiconductor layer subjected to the heat treatment is slowly cooled under an oxygen atmosphere.Type: GrantFiled: June 13, 2012Date of Patent: March 12, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toshinari Sasaki, Junichiro Sakata, Hiroki Ohara, Shunpei Yamazaki
-
Publication number: 20130056729Abstract: A source electrode and a drain electrode are formed by a stack of a titanium layer, a molybdenum nitride layer, an aluminum layer, and a molybdenum nitride layer, the titanium layer is formed by dry etching, and an oxide semiconductor layer is formed by performing annealing in an oxygen-containing atmosphere after formation of the source electrode and the drain electrode.Type: ApplicationFiled: May 16, 2011Publication date: March 7, 2013Inventor: Katsunori Misaki
-
Publication number: 20130056766Abstract: Disclosed is a semiconductor device 100A that has first lightly doped drain regions 31A1 and 32A1 between a source region 34A1 and a channel region 33A1 of a first conductive-type driver circuit TFT 10A1 and/or between a drain region 35A1 and the channel region 33A1 of the first conductive-type driver circuit TFT 10A1, and second lightly doped drain regions 31C and 32C between a source region 34C and a channel region 33C of a first conductive-type pixel TFT 10C and/or between a drain region 35C and the channel region 33C of the first conductive-type pixel TFT 10C, in which the first lightly doped drain regions 31A1 and 32A1 have first conductive-type impurities n1 at a first impurity concentration C1, and the second lightly doped drain regions 31C and 32C have first conductive-type impurities n1 at the first impurity concentration C1 and second conductive-type impurities p2 at a second impurity concentration C2.Type: ApplicationFiled: February 2, 2011Publication date: March 7, 2013Applicant: Sharp Kabushiki KaishaInventor: Kazushige Hotta
-
Patent number: 8389326Abstract: An object is to manufacture a highly reliable semiconductor device including a thin film transistor with stable electric characteristics. In a method for manufacturing a semiconductor device including a thin film transistor in which an oxide semiconductor film is used for a semiconductor layer including a channel formation region, heat treatment (for dehydration or dehydrogenation) is performed to improve the purity of the oxide semiconductor film and reduce impurities including moisture or the like. After that, slow cooling is performed under an oxygen atmosphere. Besides impurities including moisture or the like exiting in the oxide semiconductor film, heat treatment causes reduction of impurities including moisture or the like exiting in a gate insulating layer and those in interfaces between the oxide semiconductor film and films which are provided over and below the oxide semiconductor and in contact therewith.Type: GrantFiled: June 13, 2012Date of Patent: March 5, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toshinari Sasaki, Junichiro Sakata, Hiroki Ohara, Shunpei Yamazaki
-
Patent number: 8389346Abstract: The roughness and structural height of printed metal lines is used to pin a fluid. This fluid deposits a top contact material which is connected to the bottom printed contacts through pinholes in the hydrophobic polymer layer. This results in a sandwich-like contact structure achieved in a self-aligned deposition process and having improved source-drain contact for all-additive printed circuits. In one form, the present technique is used for thin film transistor applications, but it may be applied to electrodes in general.Type: GrantFiled: August 24, 2012Date of Patent: March 5, 2013Assignee: Palo Alto Research Center IncorporatedInventors: Jurgen H. Daniel, Ana Claudia Arias, Michael Chabinyc
-
Publication number: 20130049004Abstract: A method of manufacturing a thin-film transistor array includes: forming a gate insulating layer on gate electrodes; forming an amorphous silicon layer on the gate insulating layer; generating a crystalline silicon layer by crystallizing the amorphous silicon layer; and forming source electrodes and drain electrodes. The thicknesses of the gate insulating layer on the gate electrode is within a range in which there is a positive correlation between light absorbances of the amorphous silicon layer above the gate electrodes for the laser light and equivalent oxide thicknesses of the gate insulating layer on the gate electrodes. The thicknesses of the amorphous silicon layer above the gate electrodes is within a range in which variation of the light absorbances according to variation of the thicknesses of the amorphous silicon layer is within a predetermined range from a first standard.Type: ApplicationFiled: April 4, 2012Publication date: February 28, 2013Applicant: PANASONIC CORPORATIONInventor: Yuta SUGAWARA
-
Publication number: 20130049000Abstract: A semiconductor device and method of making the same are provided. The method of forming semiconductor device uses non-implant process to form doped layers, and thus is applicable for large-size display panel. The method of forming semiconductor device uses annealing process to reduce the resistance of the doped layers, which improves the electrical property of the semiconductor device. A first dielectric layer of the semiconductor device is able to protect a semiconductor layer disposed in a first region of the substrate from being damaged during the process, and an etching stop layer of the semiconductor device is able to protect the semiconductor layer disposed in a second region of the substrate from being damaged when defining second doped layers. The first dielectric layer and the etching stop layer are formed by the same patterned dielectric layer, thus no extra process is required, fabrication cost is reduced, and yield is increased.Type: ApplicationFiled: April 16, 2012Publication date: February 28, 2013Inventor: Shou-Peng Weng
-
Patent number: 8383465Abstract: An oxide or nitride semiconductor layer is formed over a substrate. A first conductive layer including a first element and a second element, and a second conductive layer including the second element are formed over the semiconductor layer. The first element is oxidized or nitrogenized near an interface region between the first conductive layer and the oxide or nitride semiconductor layer by heat treatment or laser irradiation. The Gibbs free energy of oxide formation of the first element is lower than those of the second element or any element in the oxide or nitride semiconductor layer.Type: GrantFiled: July 15, 2011Date of Patent: February 26, 2013Assignee: Samsung Display Co., Ltd.Inventors: Je-Hun Lee, Do-Hyun Kim, Tae-Hyung Ihn
-
Patent number: 8383434Abstract: A method for manufacturing a thin film transistor having high electric characteristics with high productivity. In the method for forming a channel region of a dual-gate thin film transistor including a first gate electrode and a second gate electrode which faces the first gate electrode with the channel region provided therebetween, a first microcrystalline semiconductor film is formed under a first condition for forming a microcrystalline semiconductor film in which a space between crystal grains is filled with an amorphous semiconductor, and a second microcrystalline semiconductor film is formed over the first microcrystalline semiconductor film under a second condition for promoting crystal growth.Type: GrantFiled: February 4, 2011Date of Patent: February 26, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Toshiyuki Isa
-
Patent number: 8384065Abstract: A method for forming a nanowire field effect transistor (FET) device, the method includes forming a suspended nanowire over a semiconductor substrate, forming a gate structure around a portion of the nanowire, forming a protective spacer adjacent to sidewalls of the gate and around portions of nanowire extending from the gate, removing exposed portions of the nanowire left unprotected by the spacer structure, and epitaxially growing a doped semiconductor material on exposed cross sections of the nanowire to form a source region and a drain region.Type: GrantFiled: December 4, 2009Date of Patent: February 26, 2013Assignee: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Josephine B. Chang, Guy M. Cohen, Jeffrey W. Sleight
-
Publication number: 20130043464Abstract: A thin film transistor (TFT) that includes a gate, an oxide semiconductor layer, a gate insulator, a source, and a drain is provided. The gate insulator is located between the oxide semiconductor layer and the gate. The source and the drain are in contact with different portions of the oxide semiconductor layer. Each of the source and the drain has a ladder-shaped sidewall that is partially covered by the oxide semiconductor layer. A method for fabricating the above-mentioned TFT is also provided.Type: ApplicationFiled: November 23, 2011Publication date: February 21, 2013Applicant: AU OPTRONICS CORPORATIONInventors: Chang-Ming Lu, Lun Tsai, Chia-Yu Chen
-
Publication number: 20130043467Abstract: With a TFT using an oxide semiconductor film, there is such an issue that oxygen deficit is generated in a surface region of the oxide semiconductor film after performing plasma etching of a source/drain electrode, thereby increasing the off-current. Provided is a TFT which includes: a gate electrode on an insulating substrate; a gate insulating film on the gate electrode; an oxide semiconductor film containing indium on the gate insulating film; and a source/drain electrode on the oxide semiconductor film. Further, the peak position derived from an indium 3d orbital in the XPS spectrum of a surface layer in a part of the oxide semiconductor film where the source/drain electrode is not superimposed is shifted towards a high energy side than the peak position derived from the indium 3d orbital in the XPS spectrum of an oxide semiconductor region existing in a lower part of the surface layer.Type: ApplicationFiled: August 14, 2012Publication date: February 21, 2013Applicant: NLT TECHNOLOGIES, LTD.Inventors: Kazushige TAKECHI, Shinnosuke IWAMATSU, Seiya KOBAYASHI, Yoshiyuki WATANABE, Toru YAHAGI
-
Patent number: 8377766Abstract: A photo-mask includes a first opaque pattern, a second opaque pattern, a transparent single slit, and a translucent pattern. The transparent single slit is disposed between the first opaque pattern and the second opaque pattern, and the width of the transparent single slit is substantially between 1.5 micrometers and 2.5 micrometers. The translucent pattern is connected to the first opaque pattern and the second opaque pattern.Type: GrantFiled: March 3, 2010Date of Patent: February 19, 2013Assignee: AU Optronics Corp.Inventors: Chia-Ming Chang, Hsiang-Chih Hsiao
-
Patent number: 8377764Abstract: The present invention provides a vapor deposition method and a vapor deposition system of film formation systems by which EL materials can be used more efficiently and EL materials having superior uniformity with high throughput rate are formed. According to the present invention, inside a film formation chamber, an evaporation source holder in a rectangular shape in which a plurality of containers sealing evaporation material is moved at a certain pitch to a substrate and the evaporation material is vapor deposited on the substrate. Further, a longitudinal direction of an evaporation source holder in a rectangular shape may be oblique to one side of a substrate, while the evaporation source holder is being moved. Furthermore, it is preferable that a movement direction of an evaporation source holder during vapor deposition be different from a scanning direction of a laser beam while a TFT is formed.Type: GrantFiled: April 28, 2012Date of Patent: February 19, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideaki Kuwabara, Masakazu Murakami
-
Publication number: 20130037814Abstract: A thin-film transistor array substrate and a fabrication method thereof according to an embodiment of the present invention are disclosed to form an interlayer insulating layer, thereby reducing a failure occurred during the process subsequent to a gate electrode. The thin-film transistor disclosed according to the present invention may include a substrate, a gate electrode formed on the substrate, a planarized insulating layer formed at a lateral surface portion of the gate electrode and at an upper portion of the substrate, a gate insulating layer formed on the planarized insulating layer containing an upper portion of the gate electrode, an active layer formed at an upper portion of the planarized insulating layer located at an upper side of the gate electrode, and a source electrode and a drain electrode formed on the active layer and separated from each other based on a channel region.Type: ApplicationFiled: August 1, 2012Publication date: February 14, 2013Applicant: LG DISPLAY CO., LTD.,Inventors: Tae-Young OH, Heung-Lyul CHO, Ji-Eun JUNG
-
Publication number: 20130037807Abstract: A semiconductor device (100) according to the present invention includes: a substrate (1); a gate electrode (11) which is arranged on the substrate; a gate insulating layer (12) which has been formed on the gate electrode; an oxide semiconductor layer (13) which has been formed on the gate insulating layer and which includes a channel region (13c) and source and drain regions (13s, 13d) that interpose the channel region between them; a source electrode (14) which is electrically connected to the source region; a drain electrode (15) which is electrically connected to the drain region; and a metallic compound layer (16) which is arranged between the source and drain electrodes so as to be located on, and contact with, the oxide semiconductor layer. The metallic compound layer is an insulating layer or semiconductor layer which is made of a compound of the same metallic element as at least one of metallic elements that are included in the source and drain electrodes.Type: ApplicationFiled: March 10, 2011Publication date: February 14, 2013Applicant: SHARP KABUSHIKI KAISHAInventor: Tetsuo Fukaya
-
Patent number: 8372485Abstract: A gallium ink is provided, comprising, as initial components: a gallium component comprising gallium; a stabilizing component; an additive; and, a liquid carrier; wherein the gallium ink is a stable dispersion. Also provided are methods of preparing the gallium ink and for using the gallium ink in the preparation of semiconductor films (e.g., in the deposition of a CIGS layer for use in photovoltaic devices).Type: GrantFiled: February 18, 2011Date of Patent: February 12, 2013Assignee: Rohm and Haas Electronic Materials LLCInventors: David Mosley, David Thorsen
-
Patent number: 8367487Abstract: The disclosure concerns a microelectronic device provided with one or more <<quantum wires>>, able to form one or more transistor channels, and optimized in terms of arrangement, shape or/and composition. The invention also uses a method for fabricating said device, comprising the steps of: the forming, in one or more thin layers resting on a support, of a first block and a second block in which at least one transistor drain region and at least one transistor source region are respectively intended to be formed, and of a structure connecting the first block to the second block, and the forming, on the surface of the structure, of wires connecting a first region of the first block with another region of the second block which faces the first region.Type: GrantFiled: February 3, 2011Date of Patent: February 5, 2013Assignee: Commissariat a l'Energie AtomiqueInventors: Thomas Ernst, Stephan Borel
-
Patent number: 8368142Abstract: A semiconductor device having performance comparable with a MOSFET is provided. An active layer of the semiconductor device is formed by a crystalline silicon film crystallized by using a metal element for promoting crystallization, and further by carrying out a heat treatment in an atmosphere containing a halogen element to carry out gettering of the metal element. The active layer after this process is constituted by an aggregation of a plurality of needle-shaped or column-shaped crystals. A semiconductor device manufactured by using this crystalline structure has extremely high performance.Type: GrantFiled: September 19, 2006Date of Patent: February 5, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hisashi Ohtani, Jun Koyama, Takeshi Fukunaga
-
Publication number: 20130026449Abstract: A substrate includes a first source region and a first drain region each having a first semiconductor layer disposed on a second semiconductor layer and a surface parallel to {110} crystalline planes and opposing sidewall surfaces parallel to the {110} crystalline planes; nanowire channel members suspended by the first source region and the first drain region, where the nanowire channel members include the first semiconductor layer, and opposing sidewall surfaces parallel to {100} crystalline planes and opposing faces parallel to the {110} crystalline planes. The substrate further includes a second source and drain regions having the characteristics of the first source and drain regions, and a single channel member suspended by the second source region and the second drain region and having the same characteristics as the nanowire channel members. A width of the single channel member is at least several times a width of a single nanowire member.Type: ApplicationFiled: July 25, 2011Publication date: January 31, 2013Applicant: International Business Machines CorporationInventors: Sarunya BANGSARUNTIP, Josephine B. CHANG, Leland CHANG, Jeffrey W. SLEIGHT
-
Publication number: 20130029441Abstract: The present invention provides methods for manufacturing a thin film transistor (TFT) array substrate and a display panel. The method for manufacturing the TFT array substrate comprises the following steps: forming a plurality of gate electrodes, a gate insulating layer, a semiconductor layer, an ohmic contact layer, an electrode layer and a photo-resist layer on a transparent substrate in sequence; using a multi tone mask to pattern the photo-resist layer; forming a plurality of source electrodes and a plurality of drain electrodes at both sides of the channels, respectively; heating the photo-resist layer; etching the semiconductor layer; removing the photo-resist layer; forming a passivation layer on the channels, the source electrodes and the drain electrodes; and forming a pixel electrode layer on the passivation layer. The present invention can reduce an amount of the required masks in the fabrication process, and only one wet etching is required to etch the metal material on the TFT array substrate.Type: ApplicationFiled: August 26, 2011Publication date: January 31, 2013Applicant: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Jehao Hsu, Jingfeng Xue, Xiaohui Yao
-
Publication number: 20130020575Abstract: To provide a miniaturized semiconductor device with stable electric characteristics in which a short-channel effect is suppressed. Further, to provide a manufacturing method of the semiconductor device. The semiconductor device (transistor) including a trench formed in an oxide insulating layer, an oxide semiconductor film formed along the trench, a source electrode and a drain electrode which are in contact with the oxide semiconductor film, a gate insulating layer over the oxide semiconductor film, a gate electrode over the gate insulating layer is provided. The lower corner portions of the trench are curved, and the side portions of the trench have side surfaces substantially perpendicular to the top surface of the oxide insulating layer. Further, the width between the upper ends of the trench is greater than or equal to 1 time and less than or equal to 1.5 times the width between the side surfaces of the trench.Type: ApplicationFiled: July 10, 2012Publication date: January 24, 2013Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Akihiro ISHIZUKA, Shinya SASAGAWA
-
Publication number: 20130020643Abstract: A transistor includes a substrate, a source terminal and a drain terminal, each terminal being supported by the substrate, and the source and drain terminal being separated by a portion of the substrate, a layer of semiconductive material deposited so as to cover the portion of the substrate and to connect the source terminal to the drain terminal, a layer of dielectric material deposited so as to cover at least a portion of the layer of semiconductive material, and a layer of electrically conductive material deposited so as to cover at least a portion of the layer of dielectric material. The layer of electrically conductive material providing a gate terminal to which a potential may be applied to control a conductivity of the layer of semiconductive material connecting the source and drain terminals.Type: ApplicationFiled: March 29, 2011Publication date: January 24, 2013Inventor: Richard David Price
-
Publication number: 20130020642Abstract: A FinFET having spacers with a substantially uniform profile along the length of a gate stack which covers a portion of a fin of semiconductor material formed on a substrate is provided by depositing spacer material conformally on both the fins and gate stack and performing an angled ion impurity implant approximately parallel to the gate stack to selectively cause damage to only spacer material deposited on the fin. Due to the damage caused by the angled implant, the spacer material on the fins can be etched with high selectivity to the spacer material on the gate stack.Type: ApplicationFiled: September 27, 2012Publication date: January 24, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: International Business Machines Corporation
-
Patent number: 8354291Abstract: Techniques, apparatus and systems are described for wafer-scale processing of aligned nanotube devices and integrated circuits. In one aspect, a method can include growing aligned nanotubes on at least one of a wafer-scale quartz substrate or a wafer-scale sapphire substrate. The method can include transferring the grown aligned nanotubes onto a target substrate. Also, the method can include fabricating at least one device based on the transferred nanotubes.Type: GrantFiled: November 24, 2009Date of Patent: January 15, 2013Assignee: University of Southern CaliforniaInventors: Chongwu Zhou, Koungmin Ryu, Alexander Badmaev, Chuan Wang
-
Patent number: 8354308Abstract: A conductive layer buried-type substrate is disclosed. The substrate includes a silicon oxidation layer bonded to a supporting substrate, an adhesion promotion layer that is formed on the silicon oxidation layer and improves an adhesion between the silicon oxidation layer and a conductive layer, wherein the conductive layer is formed on the adhesion promotion layer and comprises a metal layer, and a single crystal semiconductor layer formed on the conductive layer.Type: GrantFiled: August 30, 2011Date of Patent: January 15, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Pil-kyu Kang, Gil-heyun Choi, Dae-lok Bae, Byung-lyul Park, Dong-kak Lee
-
Publication number: 20130009151Abstract: A TFT array substrate includes a semiconductive oxide layer disposed on an insulating substrate and including a channel portion, a gate electrode overlapping the semiconductive oxide layer, a gate insulating layer interposed between the semiconductive oxide layer and the gate electrode, and a passivation layer disposed on the semiconductive oxide layer and the gate electrode. At least one of the gate insulating layer and the passivation layer includes an oxynitride layer, and the oxynitride layer has a higher concentration of oxygen than that of nitrogen in a location of the oxynitride layer closer to the semiconductive oxide layer.Type: ApplicationFiled: September 13, 2012Publication date: January 10, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Je-Hun LEE, Ki-Won KIM, Do-Hyun KIM, Woo-Geun LEE, Kap-Soo YOON
-
Publication number: 20130011977Abstract: Floating body cell structures including an array of floating body cells disposed on a back gate and source regions and drain regions of the floating body cells spaced apart from the back gate. The floating body cells may each include a volume of semiconductive material having a channel region extending between pillars, which may be separated by a void, such as a U-shaped trench. The floating body cells of the array may be electrically coupled to another gate, which may be disposed on sidewalls of the volume of semiconductive material or within the void therein. Methods of forming the floating body cell devices are also disclosed.Type: ApplicationFiled: September 11, 2012Publication date: January 10, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Sanh D. Tang, John K. Zahurak, Werner Juengling
-
Publication number: 20130009220Abstract: A transistor which is formed using an oxide semiconductor layer and has electric characteristics needed for the intended use, and a semiconductor device including the transistor are provided. The transistor is formed using an oxide semiconductor stack including at least a first oxide semiconductor layer in contact with a source electrode layer and a drain electrode layer and a second oxide semiconductor layer which is provided over the first oxide semiconductor layer and has an energy gap different from that of the first oxide semiconductor layer. There is no limitation on the stacking order of the first oxide semiconductor layer and the second oxide semiconductor layer as long as their energy gaps are different from each other.Type: ApplicationFiled: June 26, 2012Publication date: January 10, 2013Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei YAMAZAKI, Satoshi SHINOHARA
-
Publication number: 20130005094Abstract: A reduction in contaminating impurities in a TFT, and a TFT which is reliable, is obtained in a semiconductor device which uses the TFT. By removing contaminating impurities residing in a film interface of the TFT using a solution containing fluorine, a reliable TFT can be obtained.Type: ApplicationFiled: September 10, 2012Publication date: January 3, 2013Inventors: Masaya KADONO, Shunpei YAMAZAKI, Yukio YAMAUCHI, Hidehito KITAKADO
-
Publication number: 20130005082Abstract: A thin film transistor array substrate having a high charge mobility and that can raise a threshold voltage, and a method of fabricating the thin film transistor array substrate are provided. The thin film transistor array substrate includes: an insulating substrate; a gate electrode formed on the insulating substrate; an oxide semiconductor layer comprising a lower oxide layer formed on the gate electrode and an upper oxide layer formed on the lower oxide layer, such that the oxygen concentration of the upper oxide layer is higher than the oxygen concentration of the lower oxide layer; and a source electrode and a drain electrode formed on the oxide semiconductor layer and separated from each other.Type: ApplicationFiled: September 10, 2012Publication date: January 3, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Do-Hyun KIM, Je-Hun LEE, Pil-Sang YUN, Dong-Hoon LEE, Bong-Kyun KIM
-
Patent number: 8343857Abstract: To provide a manufacturing method of a microcrystalline semiconductor film, the manufacturing method comprises the steps of forming a first semiconductor film over a substrate by generating plasma by performing continuous discharge under an atmosphere containing a deposition gas; forming a second semiconductor film over the first semiconductor film by generating plasma by performing pulsed discharge under the atmosphere containing the deposition gas; forming a third semiconductor film over the second semiconductor film by generating plasma by performing continuous discharge under the atmosphere containing the deposition gas; and forming a fourth semiconductor film over the third semiconductor film by generating plasma by performing pulsed discharge under the atmosphere containing the deposition gas.Type: GrantFiled: April 25, 2011Date of Patent: January 1, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Satoshi Toriumi
-
Publication number: 20120326152Abstract: A thin film transistor substrate includes a base substrate; a first insulating layer disposed on the base electrode; source and drain electrodes disposed on the first insulating layer to be spaced apart from each other; a semiconductor layer disposed on the source electrode, the drain electrode, and the first insulating layer; a second insulating layer disposed on the semiconductor layer; and a gate electrode disposed on the second insulating layer to overlap with the source electrode and the drain electrode.Type: ApplicationFiled: June 18, 2012Publication date: December 27, 2012Inventors: Tae-Young CHOI, Doohyoung LEE, Yeontaek JEONG, Seon-Pil JANG, Bo Sung KIM, Youngmin KIM
-
Publication number: 20120326144Abstract: A method includes: a step of forming a gate electrode (14) on a substrate (10a); a step of forming a gate insulating film (15) to cover the gate electrode (14), and then forming an In-Ga-Zn-O-based oxide semiconductor layer (16) in which a ratio of In:Ga:Zn in atomic % is 1:1:1 or 4:5:1 on the gate insulating film (15) to overlap the gate electrode (14); a step of forming a source electrode (19a) and a drain electrode (19b) on the oxide semiconductor layer (16) to overlap the gate electrode (14) and to face each other; and a step of performing an annealing process in an atmosphere containing steam (S) on the substrate (10a) provided with the source electrode (19a) and the drain electrode (19b).Type: ApplicationFiled: February 9, 2011Publication date: December 27, 2012Applicant: SHARP KABUSHIKI KAISHAInventors: Yoshifumi Ohta, Yoshimasa Chikama, Masahiko Suzuki, Okifumi Nakagawa, Yoshiyuki Harumoto
-
Publication number: 20120326158Abstract: A flat panel display having a thin-film transistor (TFT) and a pixel unit and a method of manufacturing the same are disclosed. In one embodiment, the method includes forming a step difference layer having a relatively high step and a relatively low step on a substrate and forming an amorphous silicon layer on the step difference layer along a height shape of the step difference layer. The method further includes crystallizing the amorphous silicon layer into a crystalline silicon layer and polishing the crystalline silicon layer to form a planarized surface of the crystalline silicon layer having no height differences so that the crystalline silicon layer remains on a region corresponding to the low step and an active layer is formed. According to this method, crystallization protrusions are effectively removed from the active layer, and thus, stable brightness characteristics of the display apparatus are guaranteed.Type: ApplicationFiled: April 24, 2012Publication date: December 27, 2012Applicant: Samsung Mobile Display Co., Ltd.Inventor: Cheol-Ho Park
-
Publication number: 20120329186Abstract: The number of photomasks is reduced in a method for manufacturing a liquid crystal display device which operates in a fringe field switching mode, whereby a manufacturing process is simplified and manufacturing cost is reduced. A first transparent conductive film and a first metal film are sequentially stacked over a light-transmitting insulating substrate; the first transparent conductive film and the first metal film are shaped using a multi-tone mask which is a first photomask; an insulating film, a first semiconductor film, a second semiconductor film, and a second metal film are sequentially stacked; the second metal film and the second semiconductor film are shaped using a multi-tone mask which is a second photomask; a protective film is formed; the protective film is shaped using a third photomask; a second transparent conductive film is formed; and the second transparent conductive film is shaped using a fourth photomask.Type: ApplicationFiled: September 5, 2012Publication date: December 27, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Saishi Fujikawa, Yoko Chiba
-
Publication number: 20120326126Abstract: Transistor devices having nanoscale material-based channels (e.g., carbon nanotube or graphene channels) and techniques for the fabrication thereof are provided. In one aspect, a transistor device is provided. The transistor device includes a substrate; an insulator on the substrate; a local bottom gate embedded in the insulator, wherein a top surface of the gate is substantially coplanar with a surface of the insulator; a local gate dielectric on the bottom gate; a carbon-based nanostructure material over at least a portion of the local gate dielectric, wherein a portion of the carbon-based nanostructure material serves as a channel of the device; and conductive source and drain contacts to one or more portions of the carbon-based nanostructure material on opposing sides of the channel that serve as source and drain regions of the device.Type: ApplicationFiled: June 23, 2011Publication date: December 27, 2012Applicant: International Business Machines CorporationInventors: Zhihong Chen, Aaron Daniel Franklin, Shu-Jen Han, James Bowler Hannon, Katherine L. Saenger, George Stojan Tulevski
-
Publication number: 20120319114Abstract: A transistor including an oxide semiconductor layer and having electric characteristics required depending on an intended use, and a semiconductor device including the transistor are provided. In a transistor in which a semiconductor layer, a source electrode layer and a drain electrode layer, a gate insulating film, and a gate electrode layer are stacked in this order over an oxide insulating film, an oxide semiconductor stack composed of at least two oxide semiconductor layers having different energy gaps is used as the semiconductor layer. Oxygen and/or a dopant may be introduced into the oxide semiconductor stack.Type: ApplicationFiled: June 13, 2012Publication date: December 20, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei YAMAZAKI, Tatsuya HONDA
-
Publication number: 20120319108Abstract: To suppress deterioration in electrical characteristics in a transistor including an oxide semiconductor layer or a semiconductor device including the transistor. In a transistor in which a channel layer is formed using an oxide semiconductor, a silicon layer is provided in contact with a surface of the oxide semiconductor layer. Further, the silicon layer is provided in contact with at least a region of the oxide semiconductor layer, in which a channel is formed, and a source electrode layer and a drain electrode layer are provided in contact with regions of the oxide semiconductor layer, over which the silicon layer is not provided.Type: ApplicationFiled: September 4, 2012Publication date: December 20, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Junichiro SAKATA, Hiromichi GODO, Takashi SHIMAZU
-
Publication number: 20120313081Abstract: An electronic device, such as a thin-film transistor, includes a semiconducting layer formed from a semiconductor composition. The semiconductor composition comprises a polymer binder and a small molecule semiconductor. The semiconducting layer has been deposited on an alignment layer that has been aligned in the direction between the source and drain electrodes. The resulting device has increased charge carrier mobility.Type: ApplicationFiled: June 13, 2011Publication date: December 13, 2012Applicant: XEROX CORPORATIONInventors: Yiliang Wu, Anthony James Wigglesworth, Ping Liu, Nan-Xing Hu
-
Publication number: 20120314476Abstract: Illustrative embodiments provide a FETRAM that is significantly improved over the operation of conventional FeRAM technology. In accordance with at least one disclosed embodiment, a CMOS-processing compatible memory cell (see definition above) provides an architecture enabling a non-destructive read out operation using organic ferroelectric PVDF-TrFE as the memory storage unit and silicon nanowire as the memory read out unit.Type: ApplicationFiled: August 3, 2012Publication date: December 13, 2012Applicant: PURDUE RESEARCH FOUNDATIONInventors: Joerg APPENZELLER, Saptarshi DAS
-
Publication number: 20120313093Abstract: An oxide thin film transistor (TFT) and a fabrication method thereof are provided. First and second data wirings are made of different metal materials, and an active layer is formed on the first data wiring to implement a short channel, thus enhancing performance of the TFT. The first data wiring in contact with the active layer is made of a metal material having excellent contact characteristics and the other remaining second data wiring is made of a metal material having excellent conductivity, so as to be utilized to a large-scale oxide TFT process. Also, the first and second data wirings may be formed together by using half-tone exposure, simplifying the process.Type: ApplicationFiled: June 7, 2012Publication date: December 13, 2012Inventors: Hwan Kim, Heung-Lyul Cho, Tae-Young Oh, Ji-Eun Jung
-
Publication number: 20120315729Abstract: A method of manufacturing a transparent transistor including a substrate, source and drain electrodes formed on the substrate, each having a multi-layered structure of a lower transparent layer, a metal layer and an upper transparent layer, a channel formed between the source and drain electrodes, and a gate electrode aligned with the channel. The lower transparent layer or the upper transparent layer is formed of a transparent semiconductor layer, which is the same as the channel.Type: ApplicationFiled: August 21, 2012Publication date: December 13, 2012Applicant: Electronics and Telecommunications Research InstituteInventors: Min Ki RYU, Chi Sun Hwang, Chun Won Byun, Hye Yong Chu, Kyoung Ik Cho
-
Patent number: 8330170Abstract: A semiconductor device structure includes a transistor with an energy barrier beneath its transistor channel. The energy barrier prevents leakage of stored charge from the transistor channel into a bulk substrate. Methods for fabricating semiconductor devices that include energy barriers are also disclosed.Type: GrantFiled: December 5, 2008Date of Patent: December 11, 2012Assignee: Micron Technology, Inc.Inventor: Chandra V. Mouli
-
Patent number: 8330164Abstract: A thin film transistor array panel includes: a substrate, a gate line disposed on the substrate, a data line intersecting the gate line, a drain electrode separated from the data line a first insulating layer covering the data line, a color filter disposed on the first insulating layer, a second insulating layer disposed on the color filter and having a contact hole exposing the drain electrode and the color filter and a pixel electrode disposed on the second insulating layer and connected to the drain electrode through the contact hole. The contact hole partially exposes the color filter near a portion where the drain electrode and the pixel electrode are connected to each other, and the pixel electrode covers the color filter exposed through the contact hole.Type: GrantFiled: March 26, 2010Date of Patent: December 11, 2012Assignee: Samsung Display Co., Ltd.Inventors: Myoung-Sup Kim, Cheon-Jae Maeng, Jun-Young Jung, Dong-Hyun Yoo