With Source And Drain On Same Level And With Cell Select Transistor (epo) Patents (Class 257/E21.69)
-
Patent number: 11328208Abstract: Techniques in advanced deep learning provide improvements in one or more of cost, accuracy, performance, and energy efficiency. The deep learning accelerator is implemented at least in part via wafer-scale integration. The wafer comprises a plurality of processor elements, each augmented with redundancy-enabling couplings. The redundancy-enabling couplings enable using redundant ones of the processor elements to replace defective ones of the processor elements. Defect information gathered at wafer test and/or in-situ, such as in a datacenter, is used to determine configuration information for the redundancy-enabling couplings.Type: GrantFiled: August 27, 2019Date of Patent: May 10, 2022Assignee: Cerebras Systems Inc.Inventors: Sean Lie, Michael Edwin James, Michael Morrison, Srikanth Arekapudi, Gary R. Lauterbach
-
Patent number: 10679699Abstract: An EEPROM includes a floating gate transistor having a source region, a channel region and a drain region. A first capa implant zone on a drain-side of the floating gate transistor has a first dopant concentration level. A second capa implant zone in the first capa implant zone adjacent the drain region has a second dopant concentration level that is greater than the first dopant concentration level. A gate oxide region insulates the floating gate electrode from the channel region, first capa implant zone and second capa implant zone. A thickness of the gate oxide region is thinner at the second capa implant zone than at the channel region and first capa implant zone.Type: GrantFiled: July 30, 2018Date of Patent: June 9, 2020Assignee: STMicroelectronics (Rousset) SASInventors: Francois Tailliet, Roberto Simola
-
Patent number: 10038004Abstract: A memory string is disclosed including a plurality of core cells serially connected between a source select gate and a drain select gate along a channel. Each core cell includes a wordline separated from the channel by a stack of layers including a charge trapping layer. At least one of the source and drain select gates is a stacked select gate with a plurality of components, including a first component adjacent to the plurality of core cells and a second component separated from the core cells by the first component. The first component includes a wordline separated from the channel by a stack of layers including a charge trapping layer, and a distance between the wordline of the first component and the wordline of a first core cell in the plurality of core cells is substantially the same as distances between each wordline in the plurality of word core cells.Type: GrantFiled: September 27, 2016Date of Patent: July 31, 2018Assignee: Cypress Semiconductor CorporationInventors: Ming Sang Kwan, Shenqing Fang, Youseok Suh, Michael A. Van Buskirk
-
Patent number: 10002878Abstract: Methods of integrating complementary SONOS devices into a CMOS process flow are described. The method begins with depositing and patterning a first photoresist mask over a surface of a substrate to expose a N-SONOS region, and implanting a channel for a NSONOS device through a first pad oxide, followed by depositing and patterning a second photoresist mask to expose a P-SONOS region, and implanting a channel for a PSONOS device through a second pad oxide. Next, a number of Nwells are concurrently implanted for the PSONOS device and a PMOS device in a core region of the substrate. Finally, the first and second pad oxides, which were left in place to separate the P-SONOS region and the N-SONOS region from the first and second photoresist masks, are concurrently removed. In one embodiment, implanting the Nwells includes implanting a single, contiguous deep Nwell for the PSONOS and PMOS device.Type: GrantFiled: September 18, 2017Date of Patent: June 19, 2018Assignee: Cypress Semiconductor CorporationInventors: Venkatraman Prabhakar, Krishnaswamy Ramkumar, Igor Kouznetsov
-
Patent number: 9935116Abstract: A manufacturing method of a semiconductor memory device is provided. The semiconductor memory device can suppress current leakage generated during a programming action so that the programming action can be executed with high reliability. A flash memory of this invention has a memory array in which NAND type strings are formed. Gates of memory cells in row direction of strings are commonly connected to a word line. Gates of bit line select transistors are commonly connected to a select gate line (SGD). Gates of source line select transistors are commonly connected to a select gate line (SGS). An interval (S4) of the select gate line (SGS) and a gate of a word line (WL0) adjacent to the select gate line (SGS) is larger than an interval (S1) of the select gate line (SGD) and a gate of a word line (WL7) adjacent to the select gate line (SGD).Type: GrantFiled: August 9, 2017Date of Patent: April 3, 2018Assignee: Winbond Electronics Corp.Inventors: Masaru Yano, Pin-Yao Wang
-
Patent number: 9859007Abstract: Methods and apparatuses are contemplated herein for enhancing the program performance of nonvolatile memory devices. In an example embodiment, a nonvolatile memory device comprises a 3D array of nonvolatile memory cells including a plurality of layers, each layer comprising NAND strings of nonvolatile memory cells, the NAND strings coupled to a bit line, and a plurality SSLs and word lines, the SSLs and the word lines arranged orthogonally to the NAND strings, the word lines establishing the nonvolatile memory cells at cross-points between surfaces of the plurality of NAND strings and the word lines, each of the NAND strings further comprising a plurality of SSL transistors coupling the SSLs to the NAND strings, wherein at least a first SSL being configured to receive a first voltage and a second SSL configured to receive at second voltage, and wherein the second SSL being nearer to the word lines.Type: GrantFiled: June 17, 2015Date of Patent: January 2, 2018Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Atsuhiro Suzuki, Chih-Wei Lee, Shaw-Hung Ku
-
Patent number: 9812206Abstract: A three-dimensional (3D) flash memory includes a first dummy word line disposed between a ground select line and a lowermost main word line, and a second dummy word line of different word line configuration disposed between a string select line and an upper most main word line.Type: GrantFiled: January 24, 2014Date of Patent: November 7, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Wan Nam, Kitae Park
-
Patent number: 9613978Abstract: Some embodiments include a transistor having a first electrically conductive gate portion along a first segment of a channel region and a second electrically conductive gate portion along a second segment of the channel region. The second electrically conductive gate portion is a different composition than the first electrically conductive gate portion. Some embodiments include a method of forming a semiconductor construction. First semiconductor material and metal-containing material are formed over a NAND string. An opening is formed through the metal-containing material and the first semiconductor material, and is lined with gate dielectric. Second semiconductor material is provided within the opening to form a channel region of a transistor. The transistor is a select device electrically coupled to the NAND string.Type: GrantFiled: November 23, 2015Date of Patent: April 4, 2017Assignee: Micron Technology, Inc.Inventors: Deepak Thimmegowda, Andrew R. Bicksler, Roland Awusie
-
Patent number: 9601493Abstract: An integrated circuit including a link or string of semiconductor memory cells, wherein each memory cell includes a floating body region for storing data. The link or siring includes at least one contact configured to electrically connect the memory cells to at least one control line, and the number of contacts in the string or link is the same as or less than the number of memory cells in the string or link.Type: GrantFiled: June 17, 2016Date of Patent: March 21, 2017Assignee: Zeno Semiconductor, IncInventor: Yuniarto Widjaja
-
Patent number: 9595338Abstract: In NAND Flash memory, bit line precharge/discharge times can be a main component in determining program, erase and read performance. In a conventional arrangement bit line levels are set by the sense amps and bit lines are discharged to a source line level is through the sense amplifier path. Under this arrangement, precharge/discharge times are dominated by the far-side (relative to the sense amps) based on the bit lines' RC constant. Reduction of bit line precharge/discharge times, therefore, improves NAND Flash performance and subsequently the overall system performance. To addresses this, an additional path is introduced between bit lines to the common source level through the use of dummy NAND strings. In an exemplary 3D-NAND (BiCS) based embodiment, the dummy NAND strings are taken from dummy blocks, where the dummy blocks can be placed throughout the array to evenly distribute the discharging current.Type: GrantFiled: September 24, 2014Date of Patent: March 14, 2017Assignee: SanDisk Technologies LLCInventors: Juan Carlos Lee, Hao Nguyen, Man Mui, Tien-chien Kuo, Yuki Mizutani
-
Patent number: 9576664Abstract: A semiconductor memory device may include a string including at least one drain select transistor, a plurality of first memory cells, a first connection element, a plurality of second memory cells, a second connection element, a plurality of third memory cells, and at least one source select transistor, wherein the at least one drain select transistor, the plurality of first memory cells, the plurality of second memory cells, the plurality of third memory cells, and the at least one source select transistor connected serially via the first connection element and the second connection element.Type: GrantFiled: December 4, 2013Date of Patent: February 21, 2017Assignee: SK Hynix Inc.Inventors: Chang Man Son, Go Hyun Lee, Sung Lae Oh
-
Patent number: 9571773Abstract: Provided is a drive apparatus including an address decoder circuit provided in each pixel row of a pixel array inside a solid state image sensor, the address decoder circuit being configured to generate at least a control signal to cause, based on a V address signal to identify the pixel row in the pixel array, pixels of the pixel row corresponding to the V address signal to perform a read operation that reads accumulated charges from the relevant pixels or an electronic shutter operation that sweeps away the accumulated charges from the relevant pixels. The V address signals of at least two mutually different systems are supplied to the address decoder circuit, and at least the two mutually different address decoder circuits generate the control signal for at least the two mutually different pixel rows within one horizontal scanning period.Type: GrantFiled: October 27, 2014Date of Patent: February 14, 2017Assignee: Sony CorporationInventors: Naoki Kawazu, Atsushi Suzuki, Yosuke Isoo
-
Patent number: 9406686Abstract: The present disclosure relates to a memory cell comprising a vertical selection gate extending in a trench made in a substrate, a floating gate extending above the substrate, and a horizontal control gate extending above the floating gate, wherein the floating gate also extends above a portion of the vertical selection gate over a non-zero overlap distance. Application mainly to the production of a split gate memory cell programmable by hot-electron injection.Type: GrantFiled: October 30, 2014Date of Patent: August 2, 2016Assignee: STMICROELECTRONICS (ROUSSET) SASInventors: Francesco La Rosa, Stephan Niel, Julien Delalleau, Arnaud Regnier
-
Patent number: 9318201Abstract: A semiconductor memory device may include source selection transistors coupled to a common source line, source side dummy memory cells coupled between the source selection transistors and the normal memory cells, and drain selection transistors coupled to a bit line. The semiconductor memory device may include drain side dummy memory cells coupled between the drain selection transistors and the normal memory cells. A number of the source side dummy memory cells is less than a number of the drain side dummy memory cells, and a number of the drain selection transistors may be greater than the source selection transistors.Type: GrantFiled: December 15, 2014Date of Patent: April 19, 2016Assignee: SK hynix Inc.Inventors: Jung Ryul Ahn, Yun Kyoung Lee
-
Patent number: 8969153Abstract: A method of making a NAND string includes forming a tunnel dielectric over a semiconductor channel, forming a charge storage layer over the tunnel dielectric, forming a blocking dielectric over the charge storage layer, and forming a control gate layer over the blocking dielectric. The method also includes patterning the control gate layer to form a plurality of control gates separated by trenches, and reacting a first material with exposed sidewalls of the plurality of control gates to form self aligned metal-first material compound sidewall spacers on the exposed sidewalls of the plurality of control gates.Type: GrantFiled: July 1, 2013Date of Patent: March 3, 2015Assignee: SanDisk Technologies Inc.Inventors: Donovan Lee, Vinod Purayath, James Kai, George Matamis
-
Patent number: 8928062Abstract: A nonvolatile semiconductor memory device includes a plurality of nonvolatile memory cells formed on a semiconductor substrate, each memory cell including source and drain regions separately formed on a surface portion of the substrate, buried insulating films formed in portions of the substrate that lie under the source and drain regions and each having a dielectric constant smaller than that of the substrate, a tunnel insulating film formed on a channel region formed between the source and drain regions, a charge storage layer formed of a dielectric body on the tunnel insulating film, a block insulating film formed on the charge storage layer, and a control gate electrode formed on the block insulating film.Type: GrantFiled: March 23, 2009Date of Patent: January 6, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Naoki Yasuda
-
Patent number: 8912575Abstract: The semiconductor device includes a semiconductor substrate having a first active area defined by a first isolation layer; a gate insulating layer formed on the semiconductor substrate; a first conductive layer formed on the gate insulating layer; a dielectric layer formed on the first conductive layer; at least one first contact hole passing through the dielectric layer; a second conductive layer, formed on the dielectric layer, the second conductive layer filling the at least one first contact hole to contact the first conductive layer; and at least one first contact plug connected to the second conductive layer in the first active area, wherein the at least one first contact plug is offset from the at least one first contact hole to overlap the dielectric layer.Type: GrantFiled: December 18, 2012Date of Patent: December 16, 2014Assignee: SK Hynix Inc.Inventor: Min Gyu Koo
-
Patent number: 8836074Abstract: A semiconductor memory device includes linear patterns disposed between isolation trenches extending in a first direction in a semiconductor device and having a first crystal direction the same as the semiconductor substrate. A bridge pattern connects at least two adjacent linear patterns and includes a semiconductor material having a second crystal direction different from the first crystal direction. A first isolation layer pattern is disposed in at least one of the isolation trenches in a field region of the semiconductor substrate. Memory cells are disposed on at least one of the linear patterns.Type: GrantFiled: December 27, 2012Date of Patent: September 16, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-Kwan You, Seung-Woo Paek, Chung-Il Hyun, Jung-Dal Choi
-
Patent number: 8679916Abstract: In device isolation trenches, a first device-isolation insulator film is formed to have recesses thereon and a second device-isolation insulator film is formed in the recesses. The uppermost portions at both ends of the first device-isolation insulator film are located higher than the uppermost portions at both ends of the second device-isolation insulator film.Type: GrantFiled: September 12, 2013Date of Patent: March 25, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Toshitake Yaegashi, Koki Ueno
-
Patent number: 8604536Abstract: A semiconductor device includes a memory cell transistor including a first lower insulating film provided on a semiconductor substrate, a first intermediate insulating film provided on the first lower insulating film, a first upper insulating film provided on the first intermediate insulating film, and a first gate electrode provided on the first upper insulating film, and a select transistor including a second lower insulating film provided on the semiconductor substrate, a second intermediate insulating film provided on the second lower insulating film, a second upper insulating film provided on the second intermediate insulating film, and a second gate electrode provided on the second upper insulating film, wherein trap density of the second intermediate insulating film is lower than that of the first intermediate insulating film.Type: GrantFiled: March 18, 2009Date of Patent: December 10, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Katsuyuki Sekine, Yoshio Ozawa
-
Patent number: 8530309Abstract: A method for forming a memory device includes: forming a tunnel insulation layer, a conductive layer for a floating gate electrode, a charge blocking layer and a conductive layer for a control gate electrode over a substrate; and selectively etching the conductive layer for the control gate electrode, the charge blocking layer and the conductive layer for the floating gate electrode, thereby forming a plurality of gate lines, a plurality of select lines and at least two dummy lines disposed in a gap region between adjacent select lines, wherein the gate lines, the select lines and the dummy lines together construct strings.Type: GrantFiled: August 28, 2012Date of Patent: September 10, 2013Assignee: SK hynix Inc.Inventor: Nam-Jae Lee
-
Patent number: 8470670Abstract: One or more embodiments may relate to a method for making a semiconductor device, including: a method for making a semiconductor device, comprising: providing a substrate; forming a charge storage layer over the substrate; forming a control gate layer over the charge storage layer; forming a mask over the control gate layer; using the mask, etching the control gate layer and the charge storage layer; forming a select gate layer over the etched control gate layer and the etched charge storage layer; forming an additional layer over the select gate layer; etching the additional layer to form sidewall spacers over the select gate layer; and etching the select gate layer.Type: GrantFiled: September 23, 2009Date of Patent: June 25, 2013Assignee: Infineon Technologies AGInventors: John Power, Danny Pak-Chum Shum, Wolfgang Dickenscheid, Robert Strenz
-
Patent number: 8446011Abstract: Each of the first bit lines of a device has an upper surface and a lower surface, with the upper surface being more outwardly located over a semiconductor surface than the lower surface. A second bit line of the device has an upper surface and a lower surface, with the upper surface thereof being more outwardly located over the semiconductor surface than the lower surface. The upper surface of the second bit line is more outwardly located over the semiconductor surface than the upper surfaces of the first bit lines. The first bit lines are each adjacent to the second bit line and the second bit line is configured to be selectively coupled to a memory cell other than memory cells to which the first bit lines are configured to be selectively coupled. The second bit line does not overlap any of the first bit lines.Type: GrantFiled: September 23, 2011Date of Patent: May 21, 2013Assignee: Micron Technology, Inc.Inventor: Seiichi Aritome
-
Patent number: 8319271Abstract: The present invention provides a high-performance MONOS-type NAND-type nonvolatile semiconductor memory device using an aluminum oxide film as a part of gate insulating film in a select transistor and as a block insulating film in a memory transistor. The NAND-type nonvolatile semiconductor memory device has, on a semiconductor substrate, a plurality of memory cell transistors connected to each other in series and a select transistor. The memory cell transistor includes a first insulating film on the semiconductor substrate, a charge trapping layer, a second insulating film made of aluminum oxide, a first control gate electrode, and a first source/drain region. The select transistor includes a third insulating film on the semiconductor substrate, a fourth insulating film made of an aluminum oxide containing at least one of a tetravalent cationic element, a pentavalent cationic element, and N (nitrogen), a second control gate electrode, and a second source/drain region.Type: GrantFiled: July 13, 2011Date of Patent: November 27, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Shoko Kikuchi, Yasushi Nakasaki, Koichi Muraoka
-
Patent number: 8198157Abstract: A non-volatile memory device may include a semiconductor substrate including an active region at a surface thereof, a first memory cell string on the active region, and a second memory cell string on the active region. The first memory cell string may include a first plurality of word lines crossing the active region between a first ground select line and a first string select line, and about a same first spacing may be provided between adjacent ones of the first plurality of word lines. The second memory cell string may include a second plurality of word lines crossing the active region between a second ground select line and a second string select line, and about the same first spacing may be provided between adjacent ones of the second plurality of word lines. Related methods are also discussed.Type: GrantFiled: September 20, 2011Date of Patent: June 12, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Sun Sel, Jung-Dal Choi, Young-Woo Park, Jin-Taek Park
-
Patent number: 8193059Abstract: A bit line structure and associated fabrication method are provided for a semiconductor element or circuit arrangement. The bit line structure contains a surface bit line and a buried bit line. The buried bit line is formed in an upper section of a trench and is connected to an associated first doping region via a first connection layer. A first trench filling layer, which is insulated from the buried bit line by a second trench insulating layer, is situated in a lower section of the trench.Type: GrantFiled: January 28, 2010Date of Patent: June 5, 2012Assignee: Infineon Technologies AGInventors: Ronald Kakoschke, Franz Schuler, Georg Tempel
-
Patent number: 8163614Abstract: A method for fabricating a NAND type flash memory device includes defining a select transistor region and a memory cell region in a semiconductor substrate, forming a tunnel insulating layer, a floating gate conductive layer, and a dielectric layer over a semiconductor substrate, etching the dielectric layer, thereby forming an opening exposing the floating gate conductive layer, forming a low resistance layer in the opening, forming a control gate conductive layer over the semiconductor substrate, and etching the control gate conductive layer, the dielectric layer, the floating gate conductive layer, and the tunnel insulating layer to form gate stacks of memory cells and source/drain select transistors.Type: GrantFiled: November 30, 2010Date of Patent: April 24, 2012Assignee: Hynix Semiconductor Inc.Inventors: Nam-Kyeong Kim, Won Sic Woo
-
Patent number: 8159020Abstract: The invention relates to a nonvolatile two-transistor semiconductor memory cell and an associated fabrication method, source and drain regions (2 ) for a selection transistor (AT) and a memory transistor (ST) being formed in a substrate (1). The memory transistor (ST) has a first insulation layer (3 ), a charge storage layer (4), a second insulation layer (5) and a memory transistor control layer (6), while the selection transistor (AT) has a first insulation layer (3 ?) and a selection transistor control layer (4*). By using different materials for the charge storage layer (4) and the selection transistor control layer (4*), it is possible to significantly improve the charge retention properties of the memory cell by adapting the substrate doping with electrical properties remaining the same.Type: GrantFiled: September 17, 2009Date of Patent: April 17, 2012Assignee: Infineon Technologies AGInventors: Franz Schuler, Georg Tempel
-
Patent number: 8115246Abstract: A semiconductor device may include a semiconductor layer having a convex portion and a concave portion surrounding the convex portion. The semiconductor device may further include a protrusion type isolation layer filling the concave portion and extending upward so that an uppermost surface of the isolation layer is a at level higher that an uppermost surface of the convex portion.Type: GrantFiled: November 4, 2009Date of Patent: February 14, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-hyun Kim, Jai-kyun Park
-
Patent number: 8114736Abstract: A method for forming an integrated circuit system is provided including forming a memory section having a spacer with a substrate, forming an outer doped region of the memory section in the substrate, forming a barrier metal layer over the spacer, and forming a metal plug over the outer doped region and the barrier metal layer.Type: GrantFiled: December 17, 2007Date of Patent: February 14, 2012Assignees: Globalfoundries Inc., Spansion LLCInventors: Simon Siu-Sing Chan, Hidehiko Shiraiwa, Kuo-Tung Chang, Angela T. Hui
-
Patent number: 8098527Abstract: A semiconductor memory device includes a semiconductor substrate; a memory cell array on the semiconductor substrate, the memory cell array comprising a plurality of memory cells capable of electrically storing data; a sense amplifier configured to detect the data stored in at least one of the memory cells; a cell source driver electrically connected to source side terminals of the memory cells and configured to supply a source potential to at least one of the source side terminals of the memory cells; a first wiring configured to electrically connect between at least one of the source side terminals of the memory cells and the cell source driver; and a second wiring formed in a same wiring layer as the first wiring, the second wiring being insulated from the first wiring and being electrically connected to the sense amplifier, wherein the first wiring and the second wiring have a plurality of through holes provided at a predetermined interval.Type: GrantFiled: December 30, 2009Date of Patent: January 17, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Koichi Fukuda, Dai Nakamura, Yasuhiko Matsunaga
-
Patent number: 7999303Abstract: The present invention provides a high-performance MONOS-type NAND-type nonvolatile semiconductor memory device using an aluminum oxide film as a part of gate insulating film in a select transistor and as a block insulating film in a memory transistor. The NAND-type nonvolatile semiconductor memory device has, on a semiconductor substrate, a plurality of memory cell transistors connected to each other in series and a select transistor. The memory cell transistor includes a first insulating film on the semiconductor substrate, a charge trapping layer, a second insulating film made of aluminum oxide, a first control gate electrode, and a first source/drain region. The select transistor includes a third insulating film on the semiconductor substrate, a fourth insulating film made of an aluminum oxide containing at least one of a tetravalent cationic element, a pentavalent cationic element, and N (nitrogen), a second control gate electrode, and a second source/drain region.Type: GrantFiled: January 14, 2009Date of Patent: August 16, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Shoko Kikuchi, Yasushi Nakasaki, Koichi Muraoka
-
Patent number: 7972923Abstract: A semiconductor device may include a tunnel insulating layer disposed on an active region of a substrate, field insulating patterns disposed in surface portions of the substrate to define the active region, each of the field insulating patterns having an upper recess formed at an upper surface portion thereof, a stacked structure disposed on the tunnel insulating layer, and impurity diffusion regions disposed at surface portions of the active region adjacent to the stacked structure.Type: GrantFiled: November 29, 2006Date of Patent: July 5, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Hyun Park, Jung-Geun Jee, Hyoeng-Ki Kim, Yong-Woo Hyung, Won-Jun Jang
-
Patent number: 7919823Abstract: A semiconductor integrated circuit device includes a cell well, a memory cell array formed on the cell well and having a memory cell area and cell well contact area, first wiring bodies arranged in the memory cell area, and second wiring bodies arranged in the cell well contact area. The layout pattern of the second wiring bodies is the same as the layout pattern of the first wiring bodies. The cell well contact area comprises cell well contacts that have the same dopant type as the cell well and that function as source/drain regions of dummy transistors formed in the cell well contact area.Type: GrantFiled: March 3, 2010Date of Patent: April 5, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Atsuhiro Sato, Kikuko Sugimae, Masayuki Ichige
-
Patent number: 7875922Abstract: A nonvolatile semiconductor memory of an aspect of the present invention comprises a semiconductor substrate, a pillar-shaped semiconductor layer extending in the vertical direction with respect to the surface of the semiconductor substrate, a plurality of memory cells arranged in the vertical direction on the side surface of the semiconductor layer and having a charge storage layer and a control gate electrode, a first select gate transistor arranged on the semiconductor layer at an end of the memory cells on the side of the semiconductor substrate, and a second select gate transistor arranged on the semiconductor layer on the other end of the memory cells opposite to the side of the semiconductor substrate, wherein the first select gate transistor includes a diffusion layer in the semiconductor substrate and is electrically connected to the pillar-shaped semiconductor layer by way of the diffusion layer that serves as the drain region.Type: GrantFiled: December 20, 2007Date of Patent: January 25, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Fumitaka Arai, Riichiro Shirota
-
Patent number: 7869279Abstract: A memory device including a plurality of memory cells, each with access and program PMOS transistors situated in a common N-Well formed in a P-substrate, and an n-erase pocket formed directly in the P-substrate. Each cell includes a program PMOS including gate, and first and second P+ regions formed in an N-Well, wherein the first P+ region is electrically connected to a corresponding bit line. Each cell further comprises an access PMOS including a gate, and first and second P+ regions formed within the same n-doped well as the first and second P+ regions of the program PMOS, wherein the first P+ region is electrically connected to the second P+ region of the program PMOS, and the gate is electrically connected to a corresponding word line. Each cell further includes an n-doped erase pocket including gate, and first and second N+ regions electrically connected to a corresponding erase line, and the gate is electrically connected to the gate of the program PMOS, forming the floating gate of the cell.Type: GrantFiled: July 18, 2008Date of Patent: January 11, 2011Assignee: Maxim Integrated Products, Inc.Inventor: Kola Nirmal Ratnakumar
-
Patent number: 7804123Abstract: A nonvolatile semiconductor memory according to an example of the present invention includes first and second diffusion layers, a channel formed between the first and second diffusion layers, a gate insulating film formed on the channel, a floating gate electrode formed on the gate insulating film, an inter-gate insulating film formed on the floating gate electrode, and a control gate electrode formed on the inter-gate insulating film. An end portion of the inter-gate insulating film in a direction of channel length is on an inward side of a side surface of the floating gate electrode or a side surface of the control gate electrode.Type: GrantFiled: December 18, 2007Date of Patent: September 28, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Shoichi Watanabe
-
Patent number: 7791126Abstract: A non-volatile memory device integrated on a semiconductor substrate of a first type of conductivity comprising a matrix of non-volatile memory cells organized in rows, called word lines, and columns, called bit lines, the device including a plurality of equidistantly spaced active areas with the non-volatile memory cells integrated therein, each non-volatile memory cell having a source region, a drain region and a floating gate electrode coupled to a control gate electrode, a group of the memory cells sharing a common source line of a second type of conductivity, an implanted region of said second type of conductivity inside at least one of the plurality of active areas in electric contact with the common source line, and at least one source contact aligned and in electric contact with the implanted region.Type: GrantFiled: December 22, 2006Date of Patent: September 7, 2010Assignee: STMicroelectronics S.r.l.Inventors: Giuseppe Cina, Lorenzo Todaro
-
Patent number: 7781823Abstract: A nonvolatile semiconductor memory according to the present invention includes memory cell units, which include data select lines formed in parallel to each other, data transfer lines crossing the data select lines and aligned in parallel to each other, and electrically rewritable memory cell transistors disposed at intersections of the data transfer lines and the data select lines. It further includes: a memory cell array block in which the memory cell units are disposed along the data select lines; first source lines, connected to one end of the memory cell units, and aligned along the data select lines; and second source lines electrically connected to the first source lines, and disposed along the data select lines.Type: GrantFiled: June 18, 2009Date of Patent: August 24, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Minori Kajimoto, Mitsuhiro Noguchi, Hiroshi Maejima, Takahiko Hara
-
Publication number: 20100151641Abstract: A semiconductor device includes a memory cell gate structure having a first gate insulating film, a first gate electrode, a second gate insulating film, and a second gate electrode, a select gate structure having a third gate insulating film and a third gate electrode including a first electrode portion, a second electrode portion, and a third electrode portion between the first electrode portion and the second electrode portion, a first impurity diffusion layer formed in a surface area of the semiconductor substrate and located at a portion which corresponds to an area between the memory cell gate structure and the first electrode portion, and a second impurity diffusion layer formed in a surface area of the semiconductor substrate and located at a portion which corresponds to an area between the first electrode portion and second electrode portion.Type: ApplicationFiled: February 26, 2010Publication date: June 17, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Shoichi MIYAZAKI
-
Patent number: 7709884Abstract: The invention relates to a nonvolatile two-transistor semiconductor memory cell and an associated fabrication method, source and drain regions (2) for a selection transistor (AT) and a memory transistor (ST) being formed in a substrate (1). The memory transistor (ST) has a first insulation layer (3), a charge storage layer (4), a second insulation layer (5) and a memory transistor control layer (6), while the selection transistor (AT) has a first insulation layer (3?) and a selection transistor control layer (4*). By using different materials for the charge storage layer (4) and the selection transistor control layer (4*), it is possible to significantly improve the charge retention properties of the memory cell by adapting the substrate doping with electrical properties remaining the same.Type: GrantFiled: January 13, 2006Date of Patent: May 4, 2010Assignee: Infineon Technologies AGInventors: Franz Schuler, Georg Tempel
-
Patent number: 7696561Abstract: A non-volatile memory device includes a first sensing line, a first word line, a depletion channel region, and impurity regions. The first sensing line and the first word line are formed adjacent to each other in parallel on a substrate. The first sensing line and the first word line have a tunnel oxide layer, a first conductive pattern, a dielectric layer pattern and a second conductive pattern sequentially stacked on the substrate. The depletion channel region is formed at an upper portion of the substrate under the first sensing line. The impurity regions are formed at upper portions of the substrate exposed by the first sensing line and the first word line.Type: GrantFiled: October 11, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Khe Yoo, Jeong-Uk Han, Hee-Seog Jeon, Sung-Gon Choi, Bo-Young Seo, Chang-Min Jeon, Ji-Do Ryu
-
Patent number: 7692252Abstract: A semiconductor integrated circuit device includes a cell well, a memory cell array formed on the cell well and having a memory cell area and cell well contact area, first wiring bodies arranged in the memory cell area, and second wiring bodies arranged in the cell well contact area. The layout pattern of the second wiring bodies is the same as the layout pattern of the first wiring bodies. The cell well contact area comprises cell well contacts that have the same dopant type as the cell well and that function as source/drain regions of dummy transistors formed in the cell well contact area.Type: GrantFiled: December 7, 2006Date of Patent: April 6, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Atsuhiro Sato, Kikuko Sugimae, Masayuki Ichige
-
Patent number: 7652323Abstract: A semiconductor device having step gates includes a semiconductor substrate including first regions having relatively low steps at both ends of an active region defined by trench isolation films and a second region having a relatively high step at a central part of the active region, a groove having a predetermined depth being formed at the central part of the second region, step gate stacks formed on the boundary between the first region and second region while exposing the groove of the second region, first impurity regions formed in the first regions exposed by the step gate stacks, and a second impurity region formed in the second region exposed by the step gate stacks while enclosing the groove of the second region.Type: GrantFiled: December 1, 2005Date of Patent: January 26, 2010Assignee: Hynix Semiconductor Inc.Inventors: Byung Soo Eun, Jung Suk Lee
-
Publication number: 20090233405Abstract: Methods of forming a NAND-type nonvolatile memory device include: forming first common drains and first common sources alternatively in an active region which is defined in a semiconductor substrate and extends one direction, forming a first insulating layer covering an entire surface of the semiconductor substrate, patterning the first insulating layer to form seed contact holes which are arranged at regular distance and expose the active region, forming a seed contact structure filling each of the seed contact holes and a semiconductor layer disposed on the first insulating layer and contacting the seed contact structures, patterning the semiconductor layer to form a semiconductor pattern which extends in the one direction and is disposed over the active region, forming second common drains and second common sources disposed alternatively in the semiconductor pattern in the one direction, forming a second insulating layer covering an entire surface of the semiconductor substrate, forming a source line patteType: ApplicationFiled: May 29, 2009Publication date: September 17, 2009Inventors: Hoo-Sung Cho, Soon-Moon Jung, Won-Seok Cho, Jong-Hyuk Kim, Jae-Hun Jeong, Jae-Hoon Jang
-
Patent number: 7590004Abstract: A nonvolatile semiconductor memory includes a memory cell array including horizontally aligned memory cell columns, each including vertically arranged memory cell transistors and select transistors selecting the memory cell transistors; first cell well lines connecting well regions in which the memory cell columns are formed; second cell well lines arranged in an interconnect layer above the first cell well lines and connecting the first cell well lines to one another electrically; and a cell source line connecting source terminals of the select transistors in each memory cell column.Type: GrantFiled: February 2, 2006Date of Patent: September 15, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Takumi Abe, Koichi Fukuda, Hiroshi Maejima
-
Patent number: 7585755Abstract: A method of fabricating a non-volatile memory device according to example embodiments may include forming a semiconductor layer on a substrate. A plurality of lower charge storing layers may be formed on a bottom surface of the semiconductor layer. A plurality of lower control gate electrodes may be formed on the plurality of lower charge storing layers. A plurality of upper charge storing layers may be formed on a top surface of the semiconductor layer. A plurality of upper control gate electrodes may be formed on the plurality of upper charge storing layers, wherein the plurality of lower and upper control gate electrodes may be arranged alternately.Type: GrantFiled: October 30, 2007Date of Patent: September 8, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-hwan Song, Yoon-dong Park, June-mo Koo, Suk-pil Kim, Jae-woong Hyun, Choong-ho Lee, Tae-hun Kim
-
Patent number: 7579239Abstract: The present invention relates to a method for processing of a non-volatile memory cell (50) which comprises a double gate stack and a single access gate. The method combines a way of processing an access gate with drain implant, separate from source implant, in a self-aligned manner. The method of the present invention does not require mask alignment sensitivity and makes it possible to implant self-aligned an extended drain for erasing of the memory device. Furthermore, the method provides a way of performing separately drain and source implant with different doping without the use of an additional mask.Type: GrantFiled: August 30, 2004Date of Patent: August 25, 2009Assignee: NXP B.V.Inventor: Robertus Theodorus Fransiscus Van Schaijk
-
Patent number: 7553725Abstract: A nonvolatile memory cell includes a source region and a drain region which are disposed in a semiconductor substrate and spaced apart from each other, a source selection line and a drain selection line disposed over the semiconductor substrate between the source region and the drain region. The source selection line and the drain selection line are disposed adjacent to the source region and the drain region, respectively. The nonvolatile memory cell further includes a cell gate pattern disposed over the semiconductor substrate between the source selection line and the drain selection line, a first floating impurity region provided in the semiconductor substrate under a gap region between the source selection line and the cell gate pattern and a second floating impurity region provided in the semiconductor substrate under a gap region between the drain selection line and the cell gate pattern. Distances between the cell gate pattern and the selection lines are less than widths of the selection lines.Type: GrantFiled: July 18, 2006Date of Patent: June 30, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Seog Jeon, Jeong-Uk Han, Chang-Hun Lee, Sung-Taeg Kang, Bo-Young Seo, Hyok-Ki Kwon
-
Patent number: 7547941Abstract: A NAND non-volatile two-bit memory cell comprises a cell stack and two select stacks disposed on an active area of a substrate. Each select stack is respectively disposed on a side of the cell stack with a sidewall between the cell stack and a respective select stack. The cell stack has four components: a first dielectric layer disposed over the substrate; a charge accumulation layer capable of holding charge in a portion thereof to store information and disposed over the first dielectric layer; a second dielectric layer disposed over the charge accumulation layer; and a control gate disposed over the second dielectric layer. The select stack has two components: a third dielectric layer disposed over the substrate and a select gate, capable of inverting an underneath channel region to function as a source or a drain of the memory cell, disposed over the third dielectric layer.Type: GrantFiled: May 4, 2006Date of Patent: June 16, 2009Assignee: Elite Semiconductor Memory Technology, Inc.Inventor: Chung-Zen Chen