Abstract: A circuit for determining data error spacing in a data transmitter is disclosed. The circuit comprises a counter; encoding logic configured to receive an output of the counter, wherein the encoding circuit enables generating error spacing information; and a storage element configured to receive an output of the encoding logic.
Abstract: There is disclosed a method of generating a service indicator for a tipper, the tipper comprising a tipper body pivotably moveable with respect to a frame with a hydraulic cylinder disposed therebetween and actuatable to pivot the tipper body to perform a tipping cycle. The method comprises monitoring at least one parameter relating to the movement of the tipper body with respect to the frame; identifying when a tipping cycle is performed based on the at least one monitored parameter; counting the number of tipping cycles performed; determining whether the number of tipping cycles performed has reached a service threshold; and generating a service indicator when it is determined that the service threshold has been reached.
Type:
Grant
Filed:
February 26, 2016
Date of Patent:
December 31, 2019
Assignee:
HYVA HOLDING B.V.
Inventors:
Marek Baldys, Maarten Hertog, Jacob Biemond
Abstract: Some embodiments include a counter having a first generator to generate signals having different frequencies, and a second generator to generate counter values of the counter. Each of the counter values may be based at least in part on a number of transitions of a respective signal among the signals. Other embodiments are described.
Type:
Application
Filed:
August 1, 2012
Publication date:
February 6, 2014
Inventors:
James W. Tschanz, Christopher B. Wilkerson, Scott Robinson, Shih-Lien Lu
Abstract: A counter counts the run lengths of a binarized signal. A counting result correcting portion generates frequency distributions for run lengths for first run lengths, which are from a rising edge to a falling edge of the signal, and second run lengths, which are for a falling edge to a rising edge of the signal, calculates a total number of first run lengths of lengths that are no less than 0 times and less than 1 times a representative value for the first run lengths, calculates a total number of second run lengths of lengths that are no less than 0 times and less than 1 times a representative value for the second run lengths, calculates a total number of first run lengths, calculates a total number of second run lengths, and corrects the counting results.
Abstract: Circuits and methods are provided for estimating a latency through a FIFO buffer. A first detector detects first instances of a pattern in first data values serially written to a write port of the FIFO buffer. A second detector detects second instances of the pattern in second data values serially read from a read port of the FIFO buffer. The second data values are the first data values delayed by the latency through the FIFO buffer. A counter counts a count of active transitions of a sample clock signal. The counter starts on each detected first instance and stops on each detected second instances. The count provides an estimate of the latency of the FIFO buffer.
Type:
Grant
Filed:
June 16, 2010
Date of Patent:
February 26, 2013
Assignee:
Xilinx, Inc.
Inventors:
Sai Lalith Chaitanya Ambatipudi, Seu Wah Low, Christopher J. Borrelli, Loren Jones
Abstract: Digital focal plane arrays (DFPAs) with multiple counters per unit cell can be used to convert analog signals to digital data and to filter the digital data. Exemplary DFPAs include two-dimensional arrays of unit cells, where each unit cell is coupled to a corresponding photodetector in a photodetector array. Each unit cell converts photocurrent from its photodetector to a digital pulse train that is coupled to multiple counters in the unit cell. Each counter in each unit cell can be independently controlled to filter the pulse train by counting up or down and/or by transferring data as desired. For example, a unit cell may perform in-phase/quadrature filtering of homodyne- or heterodyne-detected photocurrent with two counters: a first counter toggled between increment and decrement modes with an in-phase signal and a second counter toggled between increment and decrement modes with a quadrature signal.
Type:
Application
Filed:
September 8, 2011
Publication date:
January 3, 2013
Inventors:
Kenneth I. Schultz, Brian Tyrrell, Michael W. Kelly, Curtis Colonero, Lawrence M. Candell, Daniel Mooney
Abstract: Apparatus and a method for correlated double sampling using an up-counter for parallel image sensors. All bits of a counter are set to one. An offset signal is compared to a first reference signal to define a first period during which the counter is incremented. After the first period, all bits of the counter are inverted. A sensor signal is compared to a second reference signal to define a second period during which the counter is incremented to generate a correlated double sampling value.
Abstract: A counter/timer circuit and method of generating timed output signals using the counter/timer circuit, uses multiple counters that are configurable to operate as one or more counters. The counters are controlled by control signals from a control logic circuitry of the counter/timer circuit, where at least some of the control signals are dependent on event signals generated by an event generation module of the counter/timer circuit. The generated event signals are based on at least one of: an input signal, an output signal, and a counter match, qualified by a state value associated with the counters.
Abstract: An integrated circuit includes a counter configured to perform a counting operation and output a count code value. The integrated circuit further includes an operation controller, a digital circuit and an alignment unit. The operation controller receives the count code value and generates a first control signal and a second control signal. The first control signal is generated, when the count code value is equal to a first value, which is counted by the counter prior to a target count value. The second control signal is generated, when the count code value is equal to the target count value. A digital circuit performs a first operation based on the first control signal, and output a digital signal. An alignment unit aligns the digital signal, and outputs the aligned digital signal as a final digital signal in response to the second control signal.
Abstract: A counter module may include a first set of registers configured to store respective sets of first control data, a second set of registers configured to store respective sets of second control data, a first counter and a second counter. The first counter may be coupled to the first set of registers and may receive counter input signals and an internal control signal, and generate a first count output and a first terminal count output according to one of the respective sets of the first control data, the internal control signal, and the counter input signals. The second counter may be coupled to the first counter and to the second set of registers, and may receive the counter input signals, generate the internal control signal, and generate a second count output and a second terminal count output according to one of the respective sets of the second control data and the counter input signals.
Abstract: The disclosed embodiments relate to an asynchronous down counter, which can be loaded with any value N and then decrement exactly N times. The counter comprises an array of cells, wherein each cell is configured to hold a digit in a redundant base-k representation of a number contained in the array of cells. Each cell further comprises a finite state machine that defines state transitions between states, where these states are held on wires and state transitions are synchronized between neighboring cells. Each cell is further configured to asynchronously borrow, if possible, from a more significant adjacent cell to increase a value of a digit in the cell. This asynchronous borrowing improves performance by ensuring that a decrement operation, which decrements a digit in a least significant cell in the array, will borrow from an adjacent more significant cell, without having to wait for the completion of a rippling sequence of borrows from more significant cells.
Abstract: A data processing method may include counting one of a plurality of clock signals with a first mode, counting clock signals based on a predetermined number of the plurality of clock signals with the first mode, to output a first clock signal every time a counter value becomes a first predetermined value, counting the first clock signal with the first mode, counting one of the clock signals with a second mode while the counted value is considered as a first initial value, counting clock signals based on the predetermined number of the plurality of clock signals with the second mode, to output a second clock signal every time the counter value becomes a second predetermined value while the counted value is considered as a second initial value, counting the second clock signal with the second mode, and outputting the counter values with the second mode as difference data between a first data signal and a second data signal.
Abstract: A method and apparatus for digital I/O expander chip with multi-function timer cells have been disclosed. A series of match reload registers load a series of match registers which are driven by a master counter. The status of the match registers can be retrieved through ports. The master counter is reloaded on rollover by a count limit register. The master counter has increment/decrement control and the rollover can be used in an interrupt control block to generate an interrupt request.
Type:
Application
Filed:
March 29, 2011
Publication date:
July 21, 2011
Applicant:
Digi International Inc.
Inventors:
Norman L. Rogers, Monte Dalrymple, Lynn S. Wood, Steve J. Hardy
Abstract: A method comprises loading by logic a storage location with a count value. The count value comprises a plurality of upper order bits and a plurality of lower order bits. The method further comprises detecting, by said logic, an event and, based on detecting the event, sequentially changing the count value with the lower order bits changing according to base-1 counting and the upper order bits changing according to a counting scheme in which the upper order bits encode all possible binary values of the upper order bits.
Abstract: A device for adjusting the timing of at least one edge of an output pulse created in response to a reference pulse is disclosed. Such a device may include a first memory circuit having two or more first memory cells and a second memory circuit also having two or more second memory cells. The first memory circuit may be configured to periodically sample the reference pulse at the rising edges of a first sample clock while the second memory circuit may be configured to periodically sample the reference pulse at the falling edges of the first sample clock. A combinatorial logic circuit may also be included to produce the output pulse having at least one adjusted edge based on a set of timing instructions and timing information provided by the first and/or second memory circuits.
Type:
Grant
Filed:
July 31, 2007
Date of Patent:
April 12, 2011
Assignee:
Marvell International Ltd.
Inventors:
Roy G. Moss, Douglas G. Keithley, Richard N. Woolley
Abstract: A single wire serial interface for power ICs and other devices is provided. To use the interface, a device is configured to include an EN/SET input pin. A counter within the device counts clock pulses sent to the EN/SET input pin. The output of the counter is passed to a ROM or other decoder circuit. The ROM selects an operational state for the device that corresponds to the value of the counter. In this way, control states may be selected for the device by sending corresponding clock pulses to the EN/SET pin. Holding the EN/SET pin high causes the device to maintain its operational state. Holding the EN/SET pin low for a predetermined timeout period resets the counter and causes the device to adopt a predetermined configuration (such as off) until new clock pulses are received at the EN/SET pin.
Type:
Grant
Filed:
October 17, 2006
Date of Patent:
April 5, 2011
Assignee:
Advanced Analogic Technologies, Inc.
Inventors:
Kevin P. D'Angelo, David Alan Brown, John Sung K. So, Jan Nilsson, Richard K Williams
Abstract: A counting apparatus includes a sampling circuit, and a counting and displaying circuit. The sampling circuit includes an interface, a first electric switch, and a second electric switch. The counting and displaying circuit includes a counter and a display tube. Seven input terminals of the display tube are connected to seven output terminals of the counter correspondingly. A clock-up counting terminal of the counter is connected to the second terminal of the second electric switch.
Type:
Application
Filed:
December 3, 2009
Publication date:
March 10, 2011
Applicants:
HONG FU JIN PRECISION INDUSTRY (ShenZhen) CO., LTD., HON HAI PRECISION INDUSTRY CO., LTD.
Abstract: A system that includes a controller for enabling an enumeration operation. The enumeration operation is performed by a controller (110) and logic elements (120) in a system, such that each logic element in the system assigns itself a unique identifier. Each logic element can then be controlled by another source or have a means to communicate with other logic elements in the system. The unique identifier enables greater system flexibility, thereby reducing cost and improving efficiency.
Type:
Grant
Filed:
August 20, 2007
Date of Patent:
June 8, 2010
Assignee:
International Business Machines Corporation
Inventors:
Valerie Hornbeck Chickanosky, Kevin William Gorman, Emory D. Keller, Michael Richard Ouellette
Abstract: To handle boundary conditions efficiently during bitstream extraction, a predetermined number of bits are extracted from the bitstream register starting from a most significant bit of the bitstream register when an underflow flag is set. The predetermined number equals a predetermined extraction width minus a previous starting position. The bits are stored in a lowest part of a destination register, and the underflow flag is cleared.
Abstract: The present invention such as active diagnostic algorithms is developed not only to realize the early detection of degraded vacuum pumps for the protection of pump failure but also to provide their predictive maintenance. According to the present invention, it is possible to find simple and effective ways to deal with technical problems arising from the large variability of the pump-by-pump operation characteristics and the multiple process conditions where pumps run under the idle operation and gas-loaded operation conditions alternately, especially in semiconductor manufacturing process.
Type:
Grant
Filed:
December 17, 2004
Date of Patent:
February 16, 2010
Assignee:
Korea Research Institute of Standards and Science
Inventors:
Wan Sup Cheung, Jong Yeon Lim, Kwang Hwa Chung, Soo Gab Lee
Abstract: A multi-bit counter is provided. The multi-bit counter includes a plurality of asynchronous base counter cells coupled in series, the asynchronous base counter cells having a plurality of input terminals. The multi-bit counter also includes at least one logic gate coupled to at least one of the input terminals of at least one of the plurality of asynchronous base counter cells, a reload signal being input into the asynchronous base counter cells, a clock signal being input into the asynchronous base counter cells, and an input voltage being input into the asynchronous base counter cells, wherein the multi-bit counter is synchronous with the clock signal.
Abstract: A detection arrangement includes a counter unit which receives a first clock signal and a reference clock signal. The counter unit derives a first data word as a function of a time deviation between clock edges of the first clock signal and the reference clock signal. The detection arrangement further includes a signal processing unit to determine a phase deviation word as a function of the first data word and a second data word, the second data word based on the duration of a clock period of the reference clock signal.
Abstract: A distributed method and apparatus for assigning a unique identifier number to devices connected in a sequential fashion and determining a total device count is presented. Additionally, a method and apparatus for enabling the support of a variable number and type of time slots within a time division multiplexed serial protocol is presented.
Abstract: A method and apparatus for compensating for current-change induced voltage changes is disclosed. In one embodiment, a digital throttle unit coupled to an instruction pipeline may generate a compensating current signal, which may then cause a dummy load to consume a compensating current. In another embodiment, a counter responsive to changes in clock frequency may generate a ramp current signal, which may then cause a dummy load to consume a current corresponding to the ramp current signal.
Type:
Application
Filed:
December 20, 2002
Publication date:
June 24, 2004
Inventors:
James S. Burns, Kenneth D. Shoemaker, Sudarshan Kumar, Tom E. Wang, David J. Ayers, Vivek Tiwari
Abstract: A method and apparatus for providing of normalizing a bit count is provided. The method comprises counting bits for a first frame, and normalizing a target bit in a target frame using the bits of the frame. The method then comprises counting to the normalized target bit in the target frame.
Abstract: A shift register circuit is provided that is adaptive for reducing a swing width of a clock voltage. In the shift register, a plurality of stages, one for each scanning line, generate first driving signals in response to first and second clock signals. A level shifter is connected between each the stages and its respective scanning line to receive the first driving signal, to thereby apply a second driving signal having a larger swing width than the first driving signal to the scanning line.
Type:
Grant
Filed:
June 29, 2001
Date of Patent:
November 19, 2002
Assignee:
LG.Philips LCD Co., Ltd.
Inventors:
Byeong Koo Kim, Soon Kwang Hong, Ju Cheon Yeo
Abstract: A leakage current compensation system and method is disclosed that reduces frequency spurs and phase offset in a frequency synthesizer. The leakage current is determined based on the phase offset of the frequency synthesizer relative to a reference clock. A leakage current compensation circuit provides a leakage current compensation signal to the frequency synthesizer at the loop filter terminals to minimize the phase offset.
Abstract: The present invention is embodied in a system and method for using cascaded counters with a programmable branch and one or more event clocks that together provide the capability to generate clock pulses at high speed. Further, the programmable counter of the present invention is capable of generating a precise number of clock pulses within a very wide range of numbers.
Type:
Grant
Filed:
November 4, 1999
Date of Patent:
May 1, 2001
Assignee:
International Business Machines Corporation
Abstract: A time period (Td) is generated with a high accuracy and a high resolution. At a starting instant (ti) of the time period (Td), an analog integration operation (3) is started to generate an integration value (ios). At a certain instant (t1), the analog integration operation is interrupted to start counting (2) clock pulses (Clk). A selected number (N;N2) of clock pulses (Clk) is counted to obtain a sub-period (T2). The analog integration operation is resumed at the end of the sub-period (T2) at the integration value (ios) reached at the start of the sub-period (T2). The analog integration operation finishes at an end instant (td) of the time period (Td) at which the integration value (ios) crosses a reference value (Ref).
Abstract: There is provided a counter device comprising a master counter for counting an input signal applied thereto and a plurality of local counters disposed in a plurality of functional blocks, respectively, each for counting the input signal applied thereto, and for holding a count value corresponding to a plurality of bits of a count value of the master counter. A bus is disposed for each of the plurality of functional blocks to refer to remaining bits of the count value of the master counter.
Abstract: When a cylinder is urged to displace a piston rod, and a pulse signal is inputted into a counter from an encoder, then the number of pulses of the pulse signal is counted by a counting section. A time-measuring section starts measurement for the elapsed time upon the start of operation of the cylinder. When the pulse signal is inputted, the elapsed time is reset. When the displacement of the piston rod is stopped, the pulse signal is not inputted. The elapsed time is increased to make coincidence with a predetermined preset time to output, to a control unit, a preset time elapse signal indicating this fact. At this time, the preset count value is compared with the count value of the pulse signal counted by the counting section. If the both are coincident with each other, a coincidence signal indicating this fact is outputted to the control unit. Accordingly, it is possible for the control unit to detect the stop of the cylinder and detect the displacement position of the piston rod at this time.
Abstract: A method for producing a result prepared from asynchronous external events, wherein two mutually independent counting processes are activated, the temporal coincidence of the ends of counting of these two processes are verified and, on the basis of the information elements pertaining to the verification of each of these two counting processes and according to a specific sequencing of the application considered, a non-consolidated intermediate action is activated for each of the two sequencing processes and, after the verification of the temporal coincidence of the intermediate actions, and taking account of possible external priority actions, a resultant action is produced if all the necessary conditions are fulfilled.
Type:
Grant
Filed:
November 29, 1996
Date of Patent:
February 16, 1999
Assignee:
Sextant Avionique
Inventors:
Patrice Eudeline, Frank Gansmandel, Patrice Toillon
Abstract: A control device for power saving for personal computers, printers, etc. which generates a suspension signal or a power-off signal to perform power saving by detecting input horizontal and vertical sync signals. The suspension signal provides a suspension mode for a minimum basic operation of the computer or printer, while the power-off signal provides a system power-off mode. The control device is designed as a digital circuit comprising latches, counters, monostable multivibrators, and other logical elements. Integration of the circuit is possible as well as its transient response characteristic is improved.
Abstract: A pulse generator with adjustable pulse frequency, pulse width and pulse delay contains a start-stop oscillator (1) whose oscillator pulses are counted by a counter (2) in adjustable counting cycles. After each counting cycle, the oscillator (1) is shut down for an adjustable time interval. The pulses of the output signal of the pulse generator are produced at the occurrence of a predetermined count value, and the end of these pulses is essentially determined by a second predetermined count value. As the oscillator (1) has a fixed operating frequency and for the purpose of frequency interpolation is periodically shut down during short time intervals and then restarted, a pulse generator is obtained having very small frequency deviations over a wide frequency spectrum.
Type:
Grant
Filed:
June 29, 1984
Date of Patent:
June 28, 1988
Assignee:
Hewlett-Packard Company
Inventors:
Peter Aue, Michael Fleischer, Friedhelm Brilhaus
Abstract: A circuit for controlling the proportions of a plurality of solvents being introduced into a column of a liquid chromatograph. The circuit compensates for the compressibility of liquids by dividing the time during each pumping cycle during which the pump is delivering liquid to the column into a known number of intervals. A circuit responsive to the interval signals opens and closes solvent valves thereby allowing the solvents to be introduced into the pump in the desired proportions.
Abstract: A customer queue control system for an establishment having a plurality of customer service stations utilizes a main queue and a plurality of local queues, and includes a detector to detect the presence of a customer at the head of the main queue, keys at each service station to signify the status of that station, a voice message device to direct a customer at the head of the main queue to a local queue selected to provide the probable minimum waiting time, and a data processing system for controlling the voice message device in accordance with the presence of a customer in the main queue, the number of customers in each local queue, the status of each local queue, and the probable service delay time per customer in each local queue.
Type:
Grant
Filed:
February 27, 1981
Date of Patent:
August 9, 1983
Assignee:
NCR Corporation
Inventors:
Bruno J. Paganini, Yodhin Anavil, William J. Hale, Kwang H. Lee
Abstract: A universal timing array (UTA) comprising a branch and increment logic circuit and multiple 2-bit counter cells is fabricated as a single large scale integrated circuit and is adapted to implementing various timing and control functions in digital computers and radar signal processors. Implementation of the UTA functional design using emitter coupled logic circuitry and special circuit design features improves UTA performance by increasing operating clock frequency, widening operating temperature range and reducing on-chip complexity. A specific embodiment utilizes a standard universal digital array chip having specially selected cell placements and interconnecting routing patterns.
Type:
Grant
Filed:
November 25, 1980
Date of Patent:
August 9, 1983
Assignee:
The United States of America as represented by the Secretary of the Air Force