Process shield for a substrate processing chamber
Latest APPLIED MATERIALS, INC. Patents:
- MULTI-THRESHOLD VOLTAGE INTEGRATION SCHEME FOR COMPLEMENTARY FIELD-EFFECT TRANSISTORS
- MULTI-STAGE PUMPING LINER
- MATERIALS AND METHODS FOR COMPLEMENTARY FIELD-EFFECT TRANSISTORS HAVING MIDDLE DIELECTRIC ISOLATION LAYER
- METHODS OF FORMING SILICON NITRIDE FILMS
- SYSTEMS AND METHODS FOR SELECTIVE METAL-CONTAINING HARDMASK REMOVAL
Description
The dashed lines in
Claims
The ornamental design for a process shield for a substrate processing chamber, as shown and described.
Referenced Cited
U.S. Patent Documents
4756810 | July 12, 1988 | Lamont, Jr. |
D404370 | January 19, 1999 | Kimura |
D557226 | December 11, 2007 | Uchino |
D559993 | January 15, 2008 | Nagakubo |
D559994 | January 15, 2008 | Nagakubo |
D770992 | November 8, 2016 | Tauchi |
9593410 | March 14, 2017 | Ge et al. |
D797691 | September 19, 2017 | Joubert |
D810705 | February 20, 2018 | Krishnan |
D813181 | March 20, 2018 | Okajima |
D827592 | September 4, 2018 | Ichino |
D840364 | February 12, 2019 | Ichino |
D855027 | July 30, 2019 | Okajima |
D862404 | October 8, 2019 | Murata |
D870314 | December 17, 2019 | Isozaki |
D872037 | January 7, 2020 | Okajima |
D876504 | February 25, 2020 | Lee |
20040077167 | April 22, 2004 | Willis |
20090050272 | February 26, 2009 | Rosenberg |
20120263569 | October 18, 2012 | Priddy |
20160002788 | January 7, 2016 | Nal |
Patent History
Patent number: D891382
Type: Grant
Filed: Feb 8, 2019
Date of Patent: Jul 28, 2020
Assignee: APPLIED MATERIALS, INC. (Santa Clara, CA)
Inventors: Manjunatha P. Koppa (Bengaluru), Aravind Kamath (Santa Clara, CA), Cheng-Hsiung Matt Tsai (Cupertino, CA), Manjunath H. Venkataswamappa (Bangalore), Steven V. Sansoni (Livermore, CA), David Or (Santa Clara, CA)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/679,738
Type: Grant
Filed: Feb 8, 2019
Date of Patent: Jul 28, 2020
Assignee: APPLIED MATERIALS, INC. (Santa Clara, CA)
Inventors: Manjunatha P. Koppa (Bengaluru), Aravind Kamath (Santa Clara, CA), Cheng-Hsiung Matt Tsai (Cupertino, CA), Manjunath H. Venkataswamappa (Bangalore), Steven V. Sansoni (Livermore, CA), David Or (Santa Clara, CA)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/679,738
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)