Schottky Barrier Patents (Class 257/471)
-
Publication number: 20100314659Abstract: A semiconductor device includes a first semiconductor layer and a second semiconductor layer of opposite conductivity type, a first epitaxial layer of the first conductivity type formed on sidewalls of the trenches, and a second epitaxial layer of the second conductivity type formed on the first epitaxial layer where the second epitaxial layer is electrically connected to the second semiconductor layer. The first epitaxial layer and the second epitaxial layer form parallel doped regions along the sidewalls of the trenches, each having uniform doping concentration. The second epitaxial layer has a first thickness and a first doping concentration and the first epitaxial layer and a mesa of the first semiconductor layer together having a second thickness and a second average doping concentration where the first and second thicknesses and the first doping concentration and second average doping concentrations are selected to achieve charge balance in operation.Type: ApplicationFiled: June 12, 2009Publication date: December 16, 2010Applicant: ALPHA & OMEGA SEMICONDUCTOR, INC.Inventors: Hamza Yilmaz, Xiaobin Wang, Anup Bhalla, John Chen, Hong Chang
-
Patent number: 7851881Abstract: A merged PN/Schottky diode is provided having a substrate of a first conductivity type and a grid of doped wells of the second conductivity type embedded in the substrate. A Schottky barrier metal layer makes a Schottky barrier contact with the surface of the substrate above the grid. Selected embedded wells in the grid make a Schottky barrier contact to the Schottky barrier metal layer, while most embedded wells do not. The diode forward voltage drop is reduced for the same diode area with reverse blocking benefits similar to a conventional JBS structure.Type: GrantFiled: February 3, 2009Date of Patent: December 14, 2010Assignee: Microsemi CorporationInventors: Feng Zhao, Bruce Odekirk, Dumitru Sdrulla
-
Patent number: 7851310Abstract: A method for forming semiconductor device, which simultaneously forms a trench MOS transistor device, and an embedded schottky barrier diode (SBD) device in a semiconductor substrate. The embedded SBD device has lower forward voltage drop, which reduces power dissipation. In addition, the voltage bearing ability may be modified easily by virtue of altering the dopant concentration or the width of the voltage bearing dopant region, or the thickness of epitaxial silicon layer. Furthermore, extra cost of purchasing SBD diode may be saved.Type: GrantFiled: June 11, 2009Date of Patent: December 14, 2010Assignee: Anpec Electronics CorporationInventors: Li-Cheng Lin, Wei-Chieh Lin
-
Schottky Diodes Including Polysilicon Having Low Barrier Heights and Methods of Fabricating the Same
Publication number: 20100308337Abstract: Hybrid semiconductor devices including a PIN diode portion and a Schottky diode portion are provided. The PIN diode portion is provided on a semiconductor substrate and has an anode contact on a first surface of the semiconductor substrate. The Schottky diode portion is also provided on the semiconductor substrate and includes a polysilicon layer on the semiconductor substrate and a ohmic contact on the polysilicon layer. Related Schottky diodes are also provided herein.Type: ApplicationFiled: June 3, 2009Publication date: December 9, 2010Applicant: Cree, Inc.Inventors: Saptharishi Sriram, Qingchun Zhang -
Patent number: 7842974Abstract: A gallium nitride based semiconductor diode includes a substrate, a GaN layer formed on the substrate, an AlGaN layer formed on the GaN layer where the GaN layer and the AlGaN layer forms a cathode region of the diode, a metal layer formed on the AlGaN layer forming a Schottky junction therewith where the metal layer forms an anode electrode of the diode, and a high barrier region formed in the top surface of the AlGaN layer and positioned under an edge of the metal layer. The high barrier region has a higher bandgap energy than the AlGaN layer or being more resistive than the AlGaN layer.Type: GrantFiled: February 18, 2009Date of Patent: November 30, 2010Assignee: Alpha & Omega Semiconductor, Inc.Inventor: TingGang Zhu
-
Publication number: 20100291731Abstract: A technique for creating high quality Schottky barrier devices in doped (e.g., Li+) crystalline metal oxide (e.g., ZnO) comprises field-controlled diffusion of mobile dopant atoms within the metal oxide crystal lattice. When heated (e.g., above 550 K) in the presence of an electric field (e.g., bias to ground of +/?50 V) the dopant atoms are caused to collect to form an ohmic contact, leaving a depletion region. The size of the depletion region controls the thickness of the Schottky barrier. Metal-semiconductor junction devices such as diodes, photo-diodes, photo-detectors, MESFETs, etc. may thereby be fabricated.Type: ApplicationFiled: May 10, 2010Publication date: November 18, 2010Applicant: PALO ALTO RESEARCH CENTER INCORPORATEDInventors: Peter Kiesel, Oliver Schmidt
-
Patent number: 7829970Abstract: A junction barrier Schottky diode has an N-type well having surface and a first impurity concentration; a p-type anode region in the surface of the well, and having a second impurity concentration; and an N-type cathode region in the surface of the well and horizontally abutting the anode region, and having a third impurity concentration. A first N-type region vertically abuts the anode and cathode regions, and has a fourth impurity concentration. An ohmic contact is made to the anode and a Schottky contact is made to the cathode. The fourth impurity concentration is less than the first, second and third impurity concentrations.Type: GrantFiled: April 22, 2008Date of Patent: November 9, 2010Assignee: Intersil Americas Inc.Inventors: Dev Alok Girdhar, Michael David Church
-
Patent number: 7825017Abstract: A silicon carbide semiconductor device provided as a semiconductor chip includes a substrate, a drift layer on the substrate, an insulation film on the drift layer, a semiconductor element formed in a cell region of the drift layer, a surface electrode formed on the drift layer and electrically coupled to the semiconductor element through an opening of the insulation film, and a passivation film formed above the drift layer around the periphery of the cell region to cover an outer edge of the surface electrode. The passivation film has an opening through which the surface electrode is exposed outside. A surface of the passivation film is made uneven to increase a length from an inner edge of the opening of the passivation film to a chip edge measured along the surface of the passivation film.Type: GrantFiled: March 18, 2009Date of Patent: November 2, 2010Assignees: DENSO CORPORATION, Toyota Jidosha Kabushiki KaishaInventors: Takeo Yamamoto, Takeshi Endo, Eiichi Okuno, Masaki Konishi
-
Patent number: 7821075Abstract: A CMOS device and method of manufacture is provided for producing an integrated circuit that is not susceptible to various soft errors such as single-event upsets, multi-bit upsets or single-event latchup. The CMOS device and method utilizes a new and novel well architecture in conjunction with metal source/drain electrodes to eliminate soft errors. In one embodiment, the CMOS device uses a first metal source/drain material for the NMOS device and a second metal source/drain material for the PMOS device. The CMOS device further uses a multi-layered well-structure with a shallow N-well and a buried P-well for the PMOS device and a shallow P-well and a buried N-well for the NMOS device.Type: GrantFiled: October 12, 2006Date of Patent: October 26, 2010Assignee: Avolare 2, LLCInventors: John P. Snyder, John M. Larson
-
Patent number: 7816733Abstract: A semiconductor device having a JBS diode includes: a SiC substrate; a drift layer on the substrate; an insulation film on the drift layer having an opening in a cell region; a Schottky barrier diode having a Schottky electrode contacting the drift layer through the opening and an ohmic electrode on the substrate; a terminal structure having a RESURF layer in the drift layer surrounding the cell region; and multiple second conductive type layers in the drift layer on an inner side of the RESURF layer contacting the Schottky electrode. The second conductive type layers are separated from each other. The second conductive type layers and the drift layer provide a PN diode. Each second conductive type layer has a depth larger than the RESURF layer.Type: GrantFiled: March 31, 2008Date of Patent: October 19, 2010Assignee: DENSO CORPORATIONInventors: Eiichi Okuno, Takeo Yamamoto
-
Publication number: 20100258897Abstract: A method for manufacturing a Schottky diode comprising steps of 1) providing a region with a dopant of a second conductivity type opposite to a first conductivity type to form a top doped region in a semiconductor substrate of said first conductivity type; 2) providing a trench through the top doped region to a predetermined depth and providing a dopant of the second conductivity type to form a bottom dopant region of the second conductivity type; and 3) lining a Schottky barrier metal layer on a sidewall of the trench at least extending from a bottom of the top doped region to a top of the bottom doped region.Type: ApplicationFiled: June 14, 2010Publication date: October 14, 2010Inventors: Sik K. Lui, Anup Bhalla
-
Publication number: 20100230751Abstract: A Schottky barrier diode comprises a doped guard ring having a doping of a second conductivity type in a semiconductor-on-insulator (SOI) substrate. The Schottky barrier diode further comprises a first-conductivity-type-doped semiconductor region having a doping of a first conductivity type, which is the opposite of the second conductivity type, on one side of a dummy gate electrode and a Schottky barrier structure surrounded by the doped guard ring on the other side. A Schottky barrier region may be laterally surrounded by the dummy gate electrode and the doped guard ring. The doped guard ring includes an unmetallized portion of a gate-side second-conductivity-type-doped semiconductor region having a doping of a second conductivity type. A Schottky barrier region may be laterally surrounded by a doped guard ring including a gate-side doped semiconductor region and a STI-side doped semiconductor region. Design structures for the inventive Schottky barrier diode are also provided.Type: ApplicationFiled: August 10, 2009Publication date: September 16, 2010Applicant: International Business Machines CorporationInventors: Alan B. Botula, Alvin J. Joseph, Alan F. Norris, Robert M. Rassel, Yun Shi
-
Publication number: 20100224952Abstract: A Schottky barrier diode includes an epitaxial growth layer disposed on a substrate and having a mesa portion, and a Schottky electrode disposed on the mesa portion, wherein a distance between an edge of the Schottky electrode and a top surface edge of the mesa portion is 2 ?m or less. Since the distance x is 2 ?m or less, a leakage current is significantly decreased, a breakdown voltage is improved, and a Schottky barrier diode having excellent reverse breakdown voltage characteristics is provide.Type: ApplicationFiled: March 19, 2008Publication date: September 9, 2010Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Tomihito Miyazaki, Makoto Kiyama
-
Patent number: 7777291Abstract: The present invention provides for nanostructures grown on a conducting or insulating substrate, and a method of making the same. The nanostructures grown according to the claimed method are suitable for interconnects and/or as heat dissipators in electronic devices.Type: GrantFiled: August 28, 2006Date of Patent: August 17, 2010Assignee: Smoltek ABInventor: Mohammad Shafiqul Kabir
-
Publication number: 20100200945Abstract: A schottky diode may include a schottky junction including a well formed in a semiconductor substrate and a first electrode contacting the first well. The well may have a first conductivity type. A first ohmic junction may include a first junction region formed in the well and a second electrode contacting the first junction region. The first junction region may have a higher concentration of the first conductivity type than the well. A first device isolation region may be formed in the semiconductor substrate separating the schottky junction and the first ohmic junction. A well guard having a second conductivity type opposite to the first conductivity type may be formed in the well. At least a portion of the well guard may be formed under a portion of the schottky junction.Type: ApplicationFiled: April 19, 2010Publication date: August 12, 2010Inventors: Dae-Shik Kim, Oh-Kyum Kwon, Myung-Hee Kim, Yong-Chan Kim, Hye-Young Park, Joon-Suk Oh
-
Patent number: 7768092Abstract: A semiconductor device comprises a first layer (1) of a wide band gap semiconductor material doped according to a first conductivity type and a second layer (3) on top thereof designed to form a junction blocking current in the reverse biased state of the device at the interface to said first layer. The device comprises extension means for extending a termination of the junction laterally with respect to the lateral border (6) of the second layer. This extension means comprises a plurality of rings (16-21) in juxtaposition laterally surrounding said junction (15) and being arranged as seen in the lateral direction away from said junction alternatively a ring (16-18) of a semiconductor material of a second conductivity type opposite to that of said first layer and a ring (19-21) of a semi-insulating material.Type: GrantFiled: July 20, 2005Date of Patent: August 3, 2010Assignee: Cree Sweden ABInventors: Christopher Harris, Cem Basceri
-
Patent number: 7763938Abstract: A transistor has a source electrode (22) on the opposite side of a semiconductor body layer (10) to a gate electrode (4) insulated from the body layer (10) by gate insulator (8). The source electrode (22) has a potential barrier to the semiconductor body layer (10), for example a Schottky barrier. At least one drain electrode (54) is also connected to the semiconductor body layer (10). A suitable source-drain voltage and gate voltage depletes the region of the semiconductor body layer adjacent to the source electrode (22), and then source-drain current is controlled by the gate voltage.Type: GrantFiled: July 29, 2003Date of Patent: July 27, 2010Assignee: Koninklijke Philips Electronics N.V.Inventors: John M. Shannon, Edmund G. Gerstner
-
Patent number: 7759172Abstract: A planar combined structure of a bipolar junction transistor (BJT) and n-type/p-type metal semiconductor field-effect transistors (MESFETs) and a method for forming the structure. The n-type GaN MESFET is formed at the same time when an inversion region (an emitter region) of the GaN BJT is formed by an ion implantation or impurity diffusion method by using a particular mask design, while a p-type GaN region is at the same time is formed as the p-type GaN MESFET. Namely, the n-type channel of the n-type MESFET is formed by the ion implantation or impurity diffusion method when the BJT is formed with the same ion implantation or impurity diffusion method performed, while a region of the p-type GaN without being subject to the ion implantation or impurity diffusion method is formed as the p-type MESFET. As such, the BJT is formed currently with the n-type/p-type MESFETs on the same GaN crystal growth layer as a planar structure.Type: GrantFiled: August 12, 2008Date of Patent: July 20, 2010Assignee: National Central UniversityInventors: Yue-Ming Hsin, Jinn-Kong Sheu, Kuang-Po Hsueh
-
Patent number: 7759759Abstract: An integrated circuit includes a high voltage NPN bipolar transistor and a low voltage device. The NPN bipolar transistor includes a lightly doped p-well as the base region of the transistor while the low voltage devices are built using standard, more heavily doped p-wells. By using a process including a lightly doped p-well and a standard p-well, high and low voltage devices can be integrated onto the same integrated circuit. In one embodiment, the lightly doped p-well and the standard p-well are formed by performing ion implantation using a first dose to form the lightly doped p-well, masking the lightly doped p-well, and performing ion implantation using a second dose to form the standard p-well. The second dose is the difference of the dopant concentrations of the lightly doped p-well and the standard p-well. Other high voltage devices can also be built by incorporating the lightly doped p-well structure.Type: GrantFiled: July 25, 2005Date of Patent: July 20, 2010Assignee: Micrel IncorporatedInventor: Hideaki Tsuchiko
-
Patent number: 7759760Abstract: A semiconductor switching element, wherein on a semiconductor layer formed on a substrate, or on a semiconductor substrate, a source electrode and a drain electrode are disposed at a predetermined interval in a direction along a surface of the substrate; and a second gate electrode is provided between the source electrode and the drain electrode, the second gate electrode is electrically connected with the source electrode and structured with two types of electrode material layers having Schottky barriers of different heights from each other.Type: GrantFiled: June 29, 2007Date of Patent: July 20, 2010Assignee: Sharp Kabushiki KaishaInventors: Norimasa Yafune, John Kevin Twynam
-
Patent number: 7759678Abstract: A diode includes an organic composite plate, a pressing element, a first electrode, and a second electrode. The organic composite plate has a plurality of carbon nanotubes uniformly distributed therein and includes a first portion and a second portion opposite to the first portion. The pressing element is disposed on the first portion of the organic composite plate. The first and second electrodes are electrically connected to the first and second portions of the organic composite plate, respectively. The diode employed with the carbon nanotubes has a changeable characteristic, such as voltage, current, via controlling the pressure applied by the pressing element.Type: GrantFiled: March 5, 2009Date of Patent: July 20, 2010Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Chun-Hua Hu, Chang-Hong Liu, Shou-Shan Fan
-
Patent number: 7749877Abstract: A process for forming a Schottky barrier to silicon to a barrier height selected at a value between 640 meV and 840 meV employs the deposition of a platinum or nickel film atop the silicon surface followed by the deposition of the other of a platinum or nickel film atop the first film. The two films are then exposed to anneal steps at suitable temperatures to cause their interdiffusion and an ultimate formation of Ni2Si and Pt2Si contacts to the silicon surface. The final silicide has a barrier height between that of the Pt and Ni, and will depend on the initial thicknesses of the Pt and Ni films and annealing temperature and time. Oxygen is injected into the system to form and SiO2 passivation layer to improve the self aligned process.Type: GrantFiled: March 6, 2007Date of Patent: July 6, 2010Assignee: Siliconix Technology C. V.Inventors: Rossano Carta, Carmelo Sanfilippo
-
Patent number: 7750426Abstract: An integrated circuit, including a junction barrier Schottky diode, has an N type well, a P-type anode region in the surface of the well, and an N-type Schottky region in the surface of the well and horizontally abutting the anode region. A first silicide layer is on and makes a Schottky contact to the Schottky region and is on an adjoining anode region. A second silicide layer of a different material than the first silicide is on the anode region. An ohmic contact is made to the second silicide on the anode region and to the well.Type: GrantFiled: September 4, 2007Date of Patent: July 6, 2010Assignee: Intersil Americas, Inc.Inventors: Dev Alok Girdhar, Michael David Church, Alexander Kalnitsky
-
Patent number: 7745878Abstract: This invention discloses a semiconductor power device that includes a plurality of power transistor cells surrounded by a trench opened in a semiconductor substrate. At least one active cell further includes a trenched source contact opened between the trenches wherein the trenched source contact opened through a source region into a body region for electrically connecting the source region to a source metal disposed on top of an insulation layer wherein a trench bottom surface of the trenched source contact further covered with a conductive material to function as an integrated Schottky barrier diode in said active cell. A shielding structure is disposed at the bottom and insulated from the trenched gate to provide shielding effect for both the trenched gate and the Schottky diode.Type: GrantFiled: November 18, 2008Date of Patent: June 29, 2010Assignee: Alpha & Omega Semiconductor, LtdInventors: Anup Bhalla, Sik K Lui
-
Publication number: 20100155876Abstract: A Schottky diode includes a Schottky barrier and a plurality of dopant regions disposed near the Schottky barrier as floating islands to function as PN junctions for preventing a leakage current generated from a reverse voltage. At least a trench opened in a semiconductor substrate with a Schottky barrier material disposed therein constitutes the Schottky barrier. The Schottky barrier material may also be disposed on sidewalls of the trench for constituting the Schottky barrier. The trench may be filled with the Schottky barrier material composed of Ti/TiN or a tungsten metal disposed therein for constituting the Schottky barrier. The trench is opened in a N-type semiconductor substrate and the dopant regions includes P-doped regions disposed under the trench constitute the floating islands. The P-doped floating islands may be formed as vertical arrays under the bottom of the trench.Type: ApplicationFiled: February 11, 2010Publication date: June 24, 2010Inventors: Ji Pan, Anup Bhalla
-
Patent number: 7741693Abstract: Trenches are formed in a semiconductor substrate, where the trenches include an outer trench and multiple inner trenches within the outer trench. A metal-oxide semiconductor (MOS) device and a trench MOS Schottky barrier (TMBS) device are also formed in the semiconductor substrate using the trenches. The MOS device could include the outer trench, and the TMBS device could include the inner trenches. At least one of the inner trenches may contact the outer trench, and/or at least one of the inner trenches may be electrically isolated from the outer trench. The MOS device could represent a trench vertical double-diffused metal-oxide semiconductor (VDMOS) device, and the TMBS device may be monolithically integrated with the trench VDMOS device in the semiconductor substrate. A guard ring that covers portions of the inner trenches and that is open over other portions of the inner trenches could optionally be formed in the semiconductor substrate.Type: GrantFiled: November 16, 2007Date of Patent: June 22, 2010Assignee: National Semiconductor CorporationInventor: Terry Dyer
-
Patent number: 7732887Abstract: A Schottky junction diode device having improved performance is fabricated in a conventional CMOS process. A substrate including a material doped to a first conductivity type is formed. A first well is disposed over the substrate. The first well includes a material doped to a second conductivity type opposite that of the first conductivity type. A region of metal-containing material is disposed over the first well to form a Schottky junction at an interface between the region of metal-containing material and the first well. In one embodiment, a first well contact is disposed in a portion of the first well. A second well is disposed over the substrate wherein the second well includes a material doped to the first conductivity type. In one embodiment, the first well and the second well are not in direct contact with one another.Type: GrantFiled: March 22, 2006Date of Patent: June 8, 2010Assignee: Virage Logic CorporationInventors: Yanjun Ma, Ronald A. Oliver, Todd E. Humes, Jaideep Mavoori
-
Patent number: 7728403Abstract: A semiconductor device of unipolar type has Schottky-contacts (6) laterally separated by regions in the form of additional layers (7, 7?) of semiconductor material on top of a drift layer (3). Said additional layers being doped according to a conductivity type being opposite to the one of the drift layer. At least one (7?) of the additional layers has a substantially larger lateral extension and thereby larger area of the interface to the drift layer than adjacent such layers (7) for facilitating the building-up of a sufficient voltage between that layer and the drift layer for injecting minority charge carriers into the drift layer upon surge for surge protection.Type: GrantFiled: May 31, 2006Date of Patent: June 1, 2010Assignee: Cree Sweden ABInventors: Christopher Harris, Cem Basceri, Kent Bertilsson
-
Patent number: 7728402Abstract: A semiconductor device includes a semiconductor layer having a first conductivity type, a metal contact on the semiconductor layer and forming a Schottky junction with the semiconductor layer, and a semiconductor region in the semiconductor layer. The semiconductor region and the semiconductor layer form a first p-n junction in parallel with the Schottky junction. The first p-n junction is configured to generate a depletion region in the semiconductor layer adjacent the Schottky junction when the Schottky junction is reversed biased to thereby limit reverse leakage current through the Schottky junction. The first p-n junction is further configured such that punch-through of the first p-n junction occurs at a lower voltage than a breakdown voltage of the Schottky junction when the Schottky junction is reverse biased.Type: GrantFiled: August 1, 2006Date of Patent: June 1, 2010Assignee: Cree, Inc.Inventors: Qingchun Zhang, Sei-Hyung Ryu, Anant Agarwal
-
Publication number: 20100117098Abstract: To provide a Schottky electrode in a diamond semiconductor, which has a good adhesion properties to diamonds, has a contacting surface which does not become peeled due to an irregularity in an external mechanical pressure, does not cause a reduction in yield in a diode forming process and does not cause deterioration in current-voltage characteristics, and a method of manufacturing the Schottky electrode. A Schottky electrode which includes: scattered island-form pattern Pt-group alloy thin films which are formed on a diamond surface formed on a substrate, in which the Pt-group alloy includes 50 to 99.9 mass % of Pt and 0.Type: ApplicationFiled: April 14, 2008Publication date: May 13, 2010Inventors: Kazuhiro Ikeda, Hitoshi Umezawa, Shinichi Shikata
-
Patent number: 7709864Abstract: A rectifier device (10) comprising a multi-layer epitaxial film (12) and a rectifier and a transistor manufactured in the film (12), wherein the transistor is oriented vertically relative to the plane of the rectifier. The rectifier and transistor are separated by a transition zone of inverted bias. The rectifier is a Schottky barrier rectifier, and the transistor is a JFET. More specifically, the device (1) comprises the film (12), a trench (16), a first region (18) associated with an upper portion of the trench (16), and second region (20) associated with a lower portion. The interface between the p+ material of the second region (20) and the n material of the film (12) creates a p+/n junction. The device (10) has use in high frequency, low-loss power circuit applications in which high switching speed and low forward voltage drop are desirable.Type: GrantFiled: April 7, 2006Date of Patent: May 4, 2010Assignee: Diodes Fabtech IncInventors: Roman Hamerski, Chris Hruska, Fazia Hossain
-
Patent number: 7700975Abstract: Metal-Semiconductor-Metal (“MSM”) photodetectors and methods to fabricate thereof are described. The MSM photodetector includes a thin heavily doped (“delta doped”) layer deposited at an interface between metal contacts and a semiconductor layer to reduce a dark current of the MSM photodetector. In one embodiment, the semiconductor layer is an intrinsic semiconductor layer. In one embodiment, the thickness of the delta doped layer is less than 100 nanometers. In one embodiment, the delta doped layer has a dopant concentration of at least 1×1018 cm?3. A delta doped layer is formed on portions of a semiconductor layer over a substrate. Metal contacts are formed on the delta doped layer. A buffer layer may be formed between the substrate and the semiconductor layer. In one embodiment, the substrate includes silicon, and the semiconductor layer includes germanium.Type: GrantFiled: March 31, 2006Date of Patent: April 20, 2010Assignee: Intel CorporationInventors: Titash Rakshit, Miriam Reshotko
-
Patent number: 7696598Abstract: An ultrafast recovery diode. In a first embodiment, a rectifier device comprises a substrate of a first polarity, a lightly doped layer of the first polarity coupled to the substrate and a metallization layer disposed with the lightly doped layer. The ultrafast recovery diode includes a plurality of wells, separated from one another, formed in the lightly doped layer, comprising doping of a second polarity. The plurality of wells connect to the metallization layer. The ultrafast recovery diode further includes a plurality of regions, located between wells of said plurality of wells, more highly doped of the first polarity than the lightly doped layer.Type: GrantFiled: December 27, 2005Date of Patent: April 13, 2010Assignee: QSpeed Semiconductor Inc.Inventors: Richard Francis, Jian Li, Yang Yu Fan, Eric Johnson
-
Patent number: 7687876Abstract: The present invention provides for nanostructures grown on a conducting substrate, and a method of making the same. The nanostructures grown according to the claimed method are suitable for manufacturing electronic devices such as an electron beam writer, and a field emission display.Type: GrantFiled: April 25, 2006Date of Patent: March 30, 2010Assignee: Smoltek ABInventor: Mohammad Shafiqul Kabir
-
Patent number: 7679104Abstract: A vertical semiconductor element comprises: an electro-conductive substrate; a GaN layer, as a nitride compound semiconductor layer, which is selectively grown as a convex shape on one surface of the electro-conductive substrate through a buffer layer; a source electrode as a first electrode formed on the GaN layer; and a drain electrode as a second electrode formed on another surface of the electro-conductive substrate.Type: GrantFiled: November 8, 2007Date of Patent: March 16, 2010Assignee: The Furukawa Electric Co., Ltd.Inventors: Yoshihiro Sato, Sadahiro Kato, Masayuki Iwami, Hitoshi Sasaki, Shinya Ootomo, Yuki Niiyama
-
Patent number: 7671439Abstract: A Schottky diode includes a Schottky barrier and a plurality of dopant regions disposed near the Schottky barrier as floating islands to function as PN junctions for preventing a leakage current generated from a reverse voltage. At least a trench opened in a semiconductor substrate with a Schottky barrier material disposed therein constitutes the Schottky barrier. The Schottky barrier material may also be disposed on sidewalls of the trench for constituting the Schottky barrier. The trench may be filled with the Schottky barrier material composed of Ti/TiN or a tungsten metal disposed therein for constituting the Schottky barrier. The trench is opened in a N-type semiconductor substrate and the dopant regions includes P-doped regions disposed under the trench constitute the floating islands. The P-doped floating islands may be formed as vertical arrays under the bottom of the trench.Type: GrantFiled: December 1, 2006Date of Patent: March 2, 2010Assignee: Alpha & Omega Semiconductor, Ltd.Inventors: Ji Pan, Anup Bhalla
-
Patent number: 7649237Abstract: A semiconductor diode that eliminates leakage current and reduces parasitic resistance is disclosed. The semiconductor diode comprises a semiconductor substrate; a semiconductor layer disposed on the semiconductor substrate, wherein the semiconductor layer includes a first dopant and a first well with a Schottky region; and a polysilicon device positioned above the semiconductor layer and adjacent to the first well with the Schottky region.Type: GrantFiled: May 15, 2008Date of Patent: January 19, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Shou-Mao Chen
-
Patent number: 7638403Abstract: An integrated circuit structure is described, and includes a substrate, a contact window, and a Schottky contact metal layer. A heavily doped region and a lightly doped region are formed in the substrate. The contact window is disposed above the heavily doped region, and the Schottky contact metal layer is disposed above the lightly doped region. The Schottky contact metal layer and the substrate form a Schottky diode. The material of the contact window is different from that of the Schottky contact metal layer.Type: GrantFiled: August 10, 2007Date of Patent: December 29, 2009Assignee: United Microelectronics Corp.Inventor: Chaohua Cheng
-
Publication number: 20090315036Abstract: A semiconductor device according to some embodiments includes a semiconductor layer having a first conductivity type and a surface in which an active region of the semiconductor device is defined. A plurality of spaced apart first doped regions are arranged within the active region. The plurality of first doped regions have a second conductivity type that is opposite the first conductivity type, have a first dopant concentration, and define a plurality of exposed portions of the semiconductor layer within the active region. The plurality of first doped regions are arranged as islands in the semiconductor layer. A second doped region in the semiconductor layer has the second conductivity type and has a second dopant concentration that is greater than the first dopant concentration.Type: ApplicationFiled: June 26, 2009Publication date: December 24, 2009Inventors: Qingchun Zhang, Sei-Hyung Ryu, Anant Agarwal
-
Publication number: 20090309181Abstract: A trench Schottky barrier rectifier includes an cathode electrode at a face of a semiconductor substrate and an multiple epitaxial structure in drift region which in combination provide high blocking voltage capability with low reverse-biased leakage current and low forward voltage. The multiple structure of the drift region contains a concentration of first conductivity dopants therein which comprises two or three different uniform value from a Schottky rectifying junction formed between the anode electrode and the drift region. The thickness of the insulating region (e.g., SiO2) in the MOS-filled trenches is greater than 1000 ? to simultaneously inhibit field crowing and increase the breakdown voltage of the device. The multiple epi structure is preferably formed by epitaxial growth from the cathode region and doped in-situ.Type: ApplicationFiled: June 12, 2008Publication date: December 17, 2009Applicant: FORCE MOS TECHNOLOGY CO. LTD.Inventor: Fu-Yuan Hsieh
-
Patent number: 7633135Abstract: This invention discloses a bottom-anode Schottky (BAS) diode that includes an anode electrode disposed on a bottom surface of a semiconductor substrate. The bottom-anode Schottky diode further includes a sinker dopant region disposed at a depth in the semiconductor substrate extending substantially to the anode electrode disposed on the bottom surface of the semiconductor and the sinker dopant region covered by a buried Schottky barrier metal functioning as an Schottky anode.Type: GrantFiled: July 22, 2007Date of Patent: December 15, 2009Assignee: Alpha & Omega Semiconductor, Ltd.Inventor: François Hébert
-
Patent number: 7625804Abstract: An integrated circuit structure in which a plurality of Schottky diodes and a capacitor are integrally formed. The integrated circuit structure includes a substrate including an N-type semiconductor doped with N-type impurities and a P-type semiconductor doped with P-type impurities; a first conductive layer laminated on the substrate so that the first conductive layer is electrically connected to the N-type semiconductor and the P-type semiconductor; a dielectric layer laminated on an upper surface of the first conductive layer; and a second conductive layer laminated on an upper surface of the dielectric layer so that the second conductive layer forms a capacitor together with the first conductive layer and the dielectric layer. Accordingly, when the integrated circuit structure is used in a rectification circuit, the size of an entire circuit can be reduced.Type: GrantFiled: December 21, 2007Date of Patent: December 1, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Ja-nam Ku, Seong-hearn Lee, Il-jong Song, Young-hoon Min, Sang-wook Kwon
-
Patent number: 7622080Abstract: A hydrogen gas sensitive semiconductor sensor including a catalytic metal layer, a semiconductor layer and an insulator layer arranged between the catalytic metal layer and the semiconductor layer. The catalytic metal layer includes an outer surface and an inner surface including at least one hydrogen atom adsorption surface portion. Each hydrogen atom adsorption surface portion is arranged adjacent to the insulator layer. The surface area of the outer surface is at least 100% larger than the total surface area of all of the at least one hydrogen atom adsorption surface portion. A probe includes the sensor, A hydrogen gas detection system includes the sensor. Use of the sensor for detection of presence of and/or measurement of concentration of hydrogen gas in a gas sample.Type: GrantFiled: September 21, 2006Date of Patent: November 24, 2009Assignee: Adixen Sensistor ABInventor: Fredrik Enquist
-
Patent number: 7618884Abstract: A Schottky barrier silicon carbide device has a Re Schottky metal contact. The Re contact 27 is thicker than 250 Angstroms and may be between 2000 and 4000 Angstroms. A termination structure is provided by ion milling an annular region around the Schottky contact.Type: GrantFiled: April 21, 2008Date of Patent: November 17, 2009Assignee: Fairchild Semiconductor CorporationInventors: William F. Seng, Richard L. Woodin, Carl Anthony Witt
-
Publication number: 20090273964Abstract: A nonvolatile semiconductor memory device comprises: a two terminal structured variable resistive element, wherein resistive characteristics defined by current-voltage characteristics at both ends transit between low and high resistance states stably by applying a voltage satisfying predetermined conditions to the both ends, a transition from the low resistance state to the high resistance state occurs by applying a voltage of a first polarity whose absolute value is at or higher than a first threshold voltage, and the reverse transition occurs by applying a voltage of a second polarity whose absolute value is at or higher than a second threshold voltage; a load circuit connected to the variable resistive element in series having an adjustable load resistance; and a voltage generation circuit for applying a voltage to both ends of a serial circuit; wherein the variable resistive element can transit between the states by adjusting a resistance of the load circuit.Type: ApplicationFiled: November 5, 2007Publication date: November 5, 2009Inventors: Shinobu Yamazaki, Yasunari Hosoi, Nobuyoshi Awaya, Shinichi Sato, Kenichi Tanaka
-
Patent number: 7612426Abstract: A Schottky barrier diode includes a first semiconductor layer and a second semiconductor layer successively formed above a semiconductor substrate with a buffer layer formed between the first and second semiconductor layers and the semiconductor substrate. A Schottky electrode and an ohmic electrode spaced from each other are formed on the second semiconductor layer, and a back face electrode is formed on the back face of the semiconductor substrate. The Schottky electrode or the ohmic electrode is electrically connected to the back face electrode through a via penetrating through at least the buffer layer.Type: GrantFiled: November 15, 2005Date of Patent: November 3, 2009Assignee: Panasonic CorporationInventors: Manabu Yanagihara, Yasuhiro Uemoto, Tsuyoshi Tanaka, Daisuke Ueda
-
Patent number: 7608904Abstract: A semiconductor device component includes at least one conductive via. The at least one conductive via may include a seed layer for facilitating adhesion of a conductive material within the via aperture, a barrier material and solder, or a silicon-containing filler. Systems including such semiconductor device components are also disclosed.Type: GrantFiled: March 12, 2007Date of Patent: October 27, 2009Assignee: Micron Technology, Inc.Inventor: Nishant Sinha
-
Patent number: 7602036Abstract: A trench type junction barrier rectifier has silicon dioxide spacers at the bottom of trenches in a silicon surface and beneath the bottom of a conductive polysilicon filler in the trench. A Schottky barrier electrode is connected to the tops of the mesas and the tops of the polysilicon fillers. Further oxide spacers may be formed in the length of the polysilicon fillers.Type: GrantFiled: March 2, 2007Date of Patent: October 13, 2009Assignee: International Rectifier CorporationInventors: Carmelo Sanfilippo, Rossano Carta
-
Publication number: 20090243026Abstract: An intermediate metal film is formed between a Schottky electrode and a pad electrode. A Schottky barrier height between the intermediate metal film and a silicon carbide epitaxial film is equivalent to or higher than a Schottky barrier height between the Schottky electrode and the silicon carbide epitaxial film. By this configuration, an excess current and a leak current through a pin-hole can be suppressed even in the case in which a Schottky barrier height between the pad electrode and the silicon carbide epitaxial film is less than the Schottky barrier height between the Schottky electrode and the silicon carbide epitaxial film.Type: ApplicationFiled: November 22, 2006Publication date: October 1, 2009Applicant: Central Research Institute of Electric Power IndustryInventors: Tomonori Nakamura, Hidekazu Tsuchida, Toshiyuki Miyanagi
-
Publication number: 20090224355Abstract: A semiconductor device in one embodiment includes a depletion junction, a peripheral region adjacent the depletion junction, and a buffer layer. The buffer layer is adapted to reduce localization of avalanche breakdown proximate the interface between the depletion junction and the peripheral region.Type: ApplicationFiled: March 24, 2008Publication date: September 10, 2009Applicant: SILICONIX TECHNOLOGY C. V. IRInventors: Andrea Irace, Giovanni Breglio, Paolo Spirito, Andrea Bricconi, Diego Raffo, Luigi Merlin