Schottky Barrier Patents (Class 257/471)
-
Publication number: 20090224353Abstract: A diode includes the following: an n type semiconductor region; a p type semiconductor region provided in a part of a front face of the n type semiconductor region; an anode electrode (front face electrode) which adjoins a front face of the n type semiconductor region and a front face of the p type semiconductor region while at least forming a Schottky junction on a front face of the n type semiconductor region; and an insulating region which has a right-hand side (first side) and a left-hand side (second side) adjacent to the n type semiconductor region, the right-hand side facing a second n type semiconductor region which is located below the Schottky junction, the left-hand side facing a first n type semiconductor region which is located below a pn junction between the n type semiconductor region and the p type semiconductor region.Type: ApplicationFiled: March 5, 2009Publication date: September 10, 2009Applicant: DENSO CORPORATIONInventors: Takeo Yamamoto, Takeshi Endo, Yukihiko Watanabe, Takashi Katsuno, Masayasu Ishiko, Hirokazu Fujiwara, Masaki Konishi
-
Publication number: 20090212331Abstract: A description is given of a semiconductor component comprising a drift zone of a first conduction type and at least one Schottky metal zone arranged in the drift zone, and of a method for producing a semiconductor component.Type: ApplicationFiled: February 21, 2008Publication date: August 27, 2009Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventor: Wolfgang Werner
-
Publication number: 20090200608Abstract: To attain reduction in size of a semiconductor device having a power transistor and an SBD, a semiconductor device according to the present invention comprises a first region and a second region formed on a main surface of a semiconductor substrate; plural first conductors and plural second conductors formed in the first and second regions respectively; a first semiconductor region and a second semiconductor region formed between adjacent first conductors in the first region, the second semiconductor region lying in the first semiconductor region and having a conductivity type opposite to that of the first semiconductor region; a third semiconductor region formed between adjacent second conductors in the second region, the third semiconductor region having the same conductivity type as that of the second semiconductor region and being lower in density than the second semiconductor region; a metal formed on the semiconductor substrate in the second region, the third semiconductor region having a metal contactType: ApplicationFiled: March 14, 2009Publication date: August 13, 2009Inventors: NOBUYUKI SHIRAI, NOBUYOSHI MATSUURA, YOSHITO NAKAZAWA
-
Patent number: 7569763Abstract: A solid-state energy converter with a semiconductor or semiconductor-metal implementation is provided for conversion of thermal energy to electric energy, or electric energy to refrigeration. In n-type heat-to-electricity embodiments, a highly doped n* emitter region made of a metal or semiconductor injects carriers into an n-type gap region. A p-type layer is positioned between the emitter region and gap region, allowing for discontinuity of corresponding Fermi-levels and forming a potential barrier to sort electrons by energy. Additional p-type layers can optionally be formed on the collector side of the converter. One type of these layers with higher carrier concentration (p*) serves as a blocking layer at the cold side of the converter, and another layer (p**) with carrier concentration close to the gap reduces a thermoelectric back flow component. Ohmic contacts on both sides of the device close the electrical circuit through an external load to convert heat to electricity.Type: GrantFiled: September 13, 2006Date of Patent: August 4, 2009Assignee: Micropower Global LimitedInventors: Yan R. Kucherov, Peter L. Hagelstein
-
Patent number: 7560750Abstract: In a photoelectric conversion device, in a contact between a p-type semiconductor 3a and an electrode 2, an n-type semiconductor 6 of a conductivity type opposite to that of the p-type semiconductor is provided between the p-type semiconductor 3a and the electrode 2. The existence of the n-type semiconductor 6 allows a recombination rate of photo-generated carriers excited by incident light to be effectively reduced, and allows a dark current component to be effectively prevented from being produced. Therefore, it is possible to improve photoelectric conversion efficiency as well as to stabilize characteristics. Further, a tunnel junction is realized by increasing the concentration of a doping element in at least one or preferably both of the p-type semiconductor 3a and the n-type semiconductor 6 in a region where they are in contact with each other, thereby keeping ohmic characteristics between the semiconductor and the electrode good.Type: GrantFiled: June 25, 2004Date of Patent: July 14, 2009Assignee: Kyocera CorporationInventors: Koichiro Niira, Hirofumi Senta, Hideki Hakuma
-
Publication number: 20090173973Abstract: A semiconductor device has a semiconductor (e.g., a silicon substrate), an electrically conductive region (e.g., a source region and a drain region) which is in contact with the semiconductor to form a Schottky junction, and an insulator. The insulator is in contact with the semiconductor and the electrically conductive region, and has a fixed-charge containing region which contains a fixed charge and extends across a boundary between the semiconductor and the electrically conductive region.Type: ApplicationFiled: November 26, 2008Publication date: July 9, 2009Inventor: Kenji KIMOTO
-
Publication number: 20090160008Abstract: A semiconductor device that includes an n-type semiconductor substrate and an upper electrode formed on an upper face of the semiconductor substrate and a method of manufacturing the semiconductor device are provided. A p-type semiconductor region is repeatedly formed in the semiconductor substrate in at least one direction parallel to the substrate plane so as to be exposed on an upper face of the semiconductor substrate. The upper electrode includes a metal electrode portion; and a semiconductor electrode portion made of a semiconductor material whose band gap is narrower than that of the semiconductor substrate. The semiconductor electrode portion is provided on each p-type semiconductor region exposed on the upper face of the semiconductor substrate. The metal electrode portion is in Schottky contact with an n-type semiconductor region exposed on the upper face of the semiconductor substrate, and is in ohmic contact with the semiconductor electrode portion.Type: ApplicationFiled: December 24, 2008Publication date: June 25, 2009Inventors: Hirokazu Fujiwara, Masaki Konishi, Eiichi Okuno
-
Patent number: 7535075Abstract: The semiconductor device includes a first conductive type semiconductor substrate; a Schottky electrode forming a Schottky interface between a surface of the semiconductor substrate and itself; a leakage suppression structure, formed in a surface region of the semiconductor substrate, for suppressing a leakage current by generating a depletion layer when a reverse bias voltage is applied between the Schottky electrode and the semiconductor substrate; and a highly doped layer formed in the surface region of the semiconductor substrate in a region between the surface and the leakage suppression structure, the highly doped layer being the first conductive type, exhibiting a higher impurity concentration than the semiconductor substrate, and forming the Schottky interface between the Schottky electrode and itself.Type: GrantFiled: April 10, 2006Date of Patent: May 19, 2009Assignee: Rohm Co., Ltd.Inventor: Kenichi Yoshimochi
-
Patent number: 7528459Abstract: A monolithically integrated punch-through diode with a Schottky-like behavior. This is achieved as a Schottky-metal area (16) is deposited onto at least part of the first p-doped well's (9) surface. The Schottky-metal area (16) and the p-doped well (9) form the metal-semiconductor-transition of a Schottky-diode. The overvoltage protection of the inventive PT-diode is improved as the forward characteristic has a voltage drop that is less than 0.5V.Type: GrantFiled: May 24, 2004Date of Patent: May 5, 2009Assignee: NXP B.V.Inventors: Hans-Martin Ritter, Martin Lübbe, Jochen Wynants
-
Patent number: 7525171Abstract: A semiconductor device has a semiconductor (e.g., a silicon substrate), an electrically conductive region (e.g., a source region and a drain region) which is in contact with the semiconductor to form a Schottky junction, and an insulator. The insulator is in contact with the semiconductor and the electrically conductive region, and has a fixed-charge containing region which contains a fixed charge and extends across a boundary between the semiconductor and the electrically conductive region.Type: GrantFiled: June 13, 2006Date of Patent: April 28, 2009Assignee: Sharp Kabushiki KaishaInventor: Kenji Kimoto
-
Publication number: 20090102007Abstract: A semiconductor diode includes a drift region of a first conductivity type and an anode region of a second conductivity type in the drift region such that the anode region and the drift region form a pn junction therebetween. A first highly doped silicon region of the first conductivity type extends in the drift region, and is laterally spaced from the anode region such that upon biasing the semiconductor power diode in a conducting state, a current flows laterally between the anode region and the first highly doped silicon region through the drift region. A plurality of trenches extends into the drift region perpendicular to the current flow. Each trench includes a dielectric layer lining at least a portion of the trench sidewalls and also includes at least one conductive.Type: ApplicationFiled: December 24, 2008Publication date: April 23, 2009Inventor: Christopher Boguslaw Kocon
-
Patent number: 7518208Abstract: A semiconductor device has a first region and a second region formed on a surface of a substrate. Plural first conductors and second conductors are formed in the first and second regions respectively. A first semiconductor region and a second semiconductor region are formed between adjacent first conductors. The second semiconductor region is in the first semiconductor region and has a conductivity type opposite to that of the first semiconductor. A third semiconductor region is formed between adjacent second conductors. The third semiconductor region has the same conductivity type as the second semiconductor region and is lower in density than the second semiconductor region. The third semiconductor region has a metal contact region for contact with a metal, which is electrically connected to the second semiconductor region. A center-to-center distance between adjacent first conductors is smaller than that between adjacent second conductors.Type: GrantFiled: July 10, 2006Date of Patent: April 14, 2009Assignee: Renesas Technology Corp.Inventors: Nobuyuki Shirai, Nobuyoshi Matsuura, Yoshito Nakazawa
-
Patent number: 7511336Abstract: A vertical trench transistor has a first electrode, a second electrode and also a semiconductor body arranged between the first and second electrodes, there being formed in the semiconductor body a plurality of transistor cells comprising source region, body region, drift region and gate electrode and also contact holes for making contact with the source and body regions, contact being made with the source and body regions by means of the first electrode, and at least the bottom of each contact hole adjoining at least one drift region, so that Schottky contacts between the first electrode and corresponding drift regions are formed at the bottoms of the contact holes. The dimensions and configurations of the body regions or of the body contact regions optionally arranged between body regions and contact holes are chosen in such a way as to avoid excessive increases in electric fields at the edges of the contact hole bottoms.Type: GrantFiled: November 25, 2005Date of Patent: March 31, 2009Assignee: Infineon Technologies AGInventors: Franz Hirler, Wolfgang Werner, Joachim Krumery
-
Patent number: 7508045Abstract: A semiconductor device includes a first-conductivity-type SiC substrate, a first-conductivity-type SiC semiconductor layer formed on the substrate, whose impurity concentration is lower than that of the substrate, a first electrode formed on the semiconductor layer and forming a Schottky junction with the semiconductor layer, a barrier height of the Schottky junction being 1 eV or less, plural second-conductivity-type junction barriers formed to contact the first electrode and each having a depth d1 from an upper surface of the semiconductor layer, a width w, and a space s between adjacent ones of the junction barriers, a second-conductivity-type edge termination region formed outside the junction barriers to contact the first electrode and having a depth d2 from the upper surface of the semiconductor layer, and a second electrode formed on the second surface of the substrate, wherein following relations are satisfied d1/d2?1, s/d1?0.6, and s/(w+s)?0.33.Type: GrantFiled: July 12, 2007Date of Patent: March 24, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Johji Nishio, Takuma Suzuki, Chiharu Ota, Takashi Shinohe
-
Publication number: 20090057711Abstract: A semiconductor device with a U-shape drift region comprises a semiconductor substrate of a first conductivity type, a trench filled with an insulator material formed in a portion of a first main surface of the substrate, a cell of the device including the trench and semiconductor region surrounding the trench. The semiconductor device has at least one cell. Two device-feature regions are formed beneath the first main surface of the substrate, the first one is located at one side and the second one is located at the other side of the trench. At least a region of a second conductivity type and/or a region of metal is formed in the first device feature region and is connected to a first electrode. At least a region of a first conductivity type and/or a region of metal is formed in the second device feature region and is connected to a second electrode. Based on this invention, semiconductor devices, especially, an IGBT without tail during turning-off can be fabricated with a simple process at a low cost.Type: ApplicationFiled: August 25, 2008Publication date: March 5, 2009Applicant: UNIVERSITY OF ELECTRONIC SCIENCE AND TECHNOLOGYInventor: Xingbi Chen
-
Publication number: 20090050999Abstract: An apparatus to store electrical energy is provided. The apparatus includes a first magnetic section, a second magnetic section, and a semiconductor section configured between the first magnetic section and the second magnetic section, wherein the junction between the semiconductor section and the first and second magnetic section forms a diode barrier preventing current flow to store electrical energy.Type: ApplicationFiled: August 21, 2007Publication date: February 26, 2009Inventors: James Chyi Lai, Tom Allen Agan
-
Patent number: 7492029Abstract: A semiconductor structure. The structure includes (a) a semiconductor channel region, (b) a semiconductor source block in direct physical contact with the semiconductor channel region; (c) a source contact region in direct physical contact with the semiconductor source block, wherein the source contact region comprises a first electrically conducting material, and wherein the semiconductor source block physically isolates the source contact region from the semiconductor channel region, and (d) a drain contact region in direct physical contact with the semiconductor channel region, wherein the semiconductor channel region is disposed between the semiconductor source block and the drain contact region, and wherein the drain contact region comprises a second electrically conducting material; and (e) a gate stack in direct physical contact with the semiconductor channel region.Type: GrantFiled: July 8, 2008Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventor: Edward J. Nowak
-
Patent number: 7489011Abstract: A semiconductor device includes a field shield region that is doped opposite to the conductivity of the substrate and is bounded laterally by dielectric sidewall spacers and from below by a PN junction. For example, in a trench-gated MOSFET the field shield region may be located beneath the trench and may be electrically connected to the source region. When the MOSFET is reverse-biased, depletion regions extend from the dielectric sidewall spacers into the “drift” region, shielding the gate oxide from high electric fields and increasing the avalanche breakdown voltage of the device. This permits the drift region to be more heavily doped and reduces the on-resistance of the device. It also allows the use of a thin, 20 ? gate oxide for a power MOSFET that is to be switched with a 1V signal applied to its gate while being able to block over 30V applied across its drain and source electrodes, for example.Type: GrantFiled: November 12, 2005Date of Patent: February 10, 2009Inventor: Hamza Yilmaz
-
Patent number: 7485926Abstract: Disclosed are an arrangement and a production method for electrically connecting active semiconductor structures in or on a monocrystalline silicon layer (12) located on the front face (V) of silicon-on-insulator semiconductor wafers (SOI, 10) to the substrate (13). The electrical connection (20) is made through an insulator layer (11). A stack of layers (30 to 32, 70 to 72) is disposed above the connection piece (20) on the insulator layer (11).Type: GrantFiled: January 30, 2004Date of Patent: February 3, 2009Assignee: X-Fab Semiconductor Foundries AGInventors: Steffen Richter, Dirk Nuernbergk, Wolfgang Goettlich
-
Patent number: 7470967Abstract: A self-aligned silicon carbide power MESFET with improved current stability and a method of making the device are described. The device, which includes raised source and drain regions separated by a gate recess, has improved current stability as a result of reduced surface trapping effects even at low gate biases. The device can be made using a self-aligned process in which a substrate comprising an n+-doped SiC layer on an n-doped SiC channel layer is etched to define raised source and drain regions (e.g., raised fingers) using a metal etch mask. The metal etch mask is then annealed to form source and drain ohmic contacts. A single- or multilayer dielectric film is then grown or deposited and anisotropically etched. A Schottky contact layer and a final metal layer are subsequently deposited using evaporation or another anisotropic deposition technique followed by an optional isotropic etch of dielectric layer or layers.Type: GrantFiled: March 11, 2005Date of Patent: December 30, 2008Assignee: SemiSouth Laboratories, Inc.Inventors: Igor Sankin, Janna B. Casady, Joseph N. Merrett
-
Publication number: 20080308838Abstract: In an embodiment, a integrated semiconductor device includes a first Vertical Junction Field Effect Transistor (VJFET) having a source, and a gate disposed on each side of the first VJFET source, and a second VJFET transistor having a source, and a gate disposed on each side of the second VJFET source. At least one gate of the first VJFET is separated from at least one gate of the second VJFET by a channel. The integrated semiconductor device also includes a Junction Barrier Schottky (JBS) diode positioned between the first and second VJFETs. The JBS diode comprises a metal contact that forms a rectifying contact to the channel and a non-rectifying contact to at least one gate of the first and second VJFETs, and the metal contact is an anode of the JBS diode.Type: ApplicationFiled: June 13, 2007Publication date: December 18, 2008Inventors: Ty R. McNutt, Eric J. Stewart, Rowland C. Clarke, Ranbir Singh, Stephen Van Campen, Marc E. Sherwin
-
Patent number: 7453119Abstract: This invention discloses a semiconductor power device that includes a plurality of power transistor cells surrounded by a trench opened in a semiconductor substrate. At least one active cell further includes a trenched source contact opened between the trenches wherein the trenched source contact opened through a source region into a body region for electrically connecting the source region to a source metal disposed on top of an insulation layer wherein a trench bottom surface of the trenched source contact further covered with a conductive material to function as an integrated Schottky barrier diode in said active cell. A shielding structure is disposed at the bottom and insulated from the trenched gate to provide shielding effect for both the trenched gate and the Schottky diode.Type: GrantFiled: March 10, 2006Date of Patent: November 18, 2008Assignee: Alphs & Omega Semiconductor, Ltd.Inventors: Anup Bhalla, Sik K. Lui
-
Publication number: 20080277694Abstract: A semiconductor component that includes a Schottky device, an edge termination structure, a non-Schottky semiconductor device, combinations thereof and a method of manufacturing the semiconductor component. A semiconductor material includes a first epitaxial layer disposed on a semiconductor substrate and a second epitaxial layer disposed on the first epitaxial layer. The second epitaxial layer has a higher resistivity than the semiconductor substrate. A Schottky device and a non-Schottky semiconductor device are manufactured from the second epitaxial layer. In accordance with another embodiment, a semiconductor material includes an epitaxial layer disposed over a semiconductor substrate. The epitaxial layer has a higher resistivity than the semiconductor substrate. A doped region is formed in the epitaxial layer. A Schottky device and a non-Schottky semiconductor device are manufactured from the epitaxial layer.Type: ApplicationFiled: May 9, 2007Publication date: November 13, 2008Inventors: Zia Hossain, Francine Y. Robb, Prasad Venkatraman
-
Patent number: 7432579Abstract: A MOS field-effect transistor includes a semiconductor substrate of a first-conductivity type, a semiconductor layer of the first-conductivity type, a source region of a second-conductivity type, a first drain region of the second-conductivity type, a resurf layer of the second-conductivity type provided in the surface of the semiconductor layer between the source region and the first drain region in contact with the first drain region, and having a lower impurity concentration than the first drain region, a gate insulation film, and a gate electrode provided on the gate insulation film between the source region and resurf layer. A Schottky barrier diode includes a second drain region of the second-conductivity type provided in the surface of the semiconductor layer separate from the first drain region in a direction away from the gate electrode, and a Schottky electrode provided on the semiconductor layer between the first and second drain regions.Type: GrantFiled: October 7, 2004Date of Patent: October 7, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Tomoko Matsudai, Kazutoshi Nakamura, Akio Nakagawa
-
Publication number: 20080211052Abstract: A method for fabricating a field effect transistor includes: forming an insulating film provided on a semiconductor layer, the insulating film having an opening via which a surface of the semiconductor layer is exposed and including silicon oxide; forming a Schottky electrode on the insulating film and in the opening, the Schottky electrode having an overhang portion and having a first contact layer that is provided in a region contacting the insulating film and contains oxygen, and a second contact layer that is provided on the first contact layer and contains a smaller content of oxygen than that of the first contact layer; and removing the insulating film by a solution including hydrofluoric acid.Type: ApplicationFiled: February 7, 2008Publication date: September 4, 2008Applicant: EUDYNA DEVICES INC.Inventors: Tadashi WATANABE, Hajime MATSUDA
-
Publication number: 20080197440Abstract: To provide a nonvolatile memory which realizes nonvolatile characteristic similar to a flash memory and a high-speed access equivalent to SRAM, has an integration degree exceeding that of DRAM, requires low voltage and low power consumption, and can be driven by a small-size battery, there are provided: (1) a non-volatile memory, including: a pair of metal electrodes; and a nano-hole-containing metal oxide film having a film thickness of 0.Type: ApplicationFiled: June 2, 2005Publication date: August 21, 2008Applicant: MISUZU R & D LTD.Inventors: Seisuke Nigo, Takayuki Ohnishi
-
Publication number: 20080191304Abstract: A power diode having a silicon mesa atop the drift region includes a first contact positioned on the silicon mesa. The silicon mesa is highly doped p-type or n-type, and the anode may be formed on the mesa. The mesa may include two separate silicon layers, one of which is a Schottky barrier height layer. Under a forward bias, the silicon mesa provides carriers to achieve desirable forward current characteristics. The substrate has a significantly reduced thickness. The diode achieves reverse voltage blocking capability by implanting junction barrier Schottky wells within the body of the diode. The diode utilizes a deeper portion of the drift region to support the reverse bias. The method of forming the diode with a silicon mesa includes forming the mesa within a window on the diode or by thermally or mechanically bonding the silicon layer to the drift region.Type: ApplicationFiled: February 9, 2007Publication date: August 14, 2008Applicant: Cree, Inc.Inventors: Qingchun Zhang, Sei-Hyung Ryu
-
Patent number: 7411218Abstract: A Schottky barrier silicon carbide device has a Re Schottky metal contact. The Re contact 27 is thicker than 250 Angstroms and may be between 2000 and 4000 Angstroms. A termination structure is provided by ion milling an annular region around the Schottky contact.Type: GrantFiled: March 18, 2005Date of Patent: August 12, 2008Assignee: Fairchild Semiconductor CorporationInventors: William F. Seng, Richard L. Woodin, Carl Anthony Witt
-
Patent number: 7405458Abstract: A semiconductor structure and a method for forming the same. The structure includes (a) a semiconductor channel region, (b) a semiconductor source block in direct physical contact with the semiconductor channel region; (c) a source contact region in direct physical contact with the semiconductor source block, wherein the source contact region comprises a first electrically conducting material, and wherein the semiconductor source block physically isolates the source contact region from the semiconductor channel region, and (d) a drain contact region in direct physical contact with the semiconductor channel region, wherein the semiconductor channel region is disposed between the semiconductor source block and the drain contact region, and wherein the drain contact region comprises a second electrically conducting material; and (e) a gate stack in direct physical contact with the semiconductor channel region.Type: GrantFiled: October 12, 2007Date of Patent: July 29, 2008Assignee: International Business Machines CorporationInventor: Edward J. Nowak
-
Patent number: 7405452Abstract: A semiconductor device includes a field shield region that is doped opposite to the conductivity of the substrate and is bounded laterally by dielectric sidewall spacers and from below by a PN junction. For example, in a trench-gated MOSFET the field shield region may be located beneath the trench and may be electrically connected to the source region. When the MOSFET is reverse-biased, depletion regions extend from the dielectric sidewall spacers into the “drift” region, shielding the gate oxide from high electric fields and increasing the avalanche breakdown voltage of the device. This permits the drift region to be more heavily doped and reduces the on-resistance of the device. It also allows the use of a thin, 20 ? gate oxide for a power MOSFET that is to be switched with a 1V signal applied to its gate while being able to block over 30V applied across its drain and source electrodes, for example.Type: GrantFiled: February 2, 2004Date of Patent: July 29, 2008Inventor: Hamza Yilmaz
-
Patent number: 7397102Abstract: This invention discloses a junction barrier Schottky device supported on a substrate that has a first conductivity type. The Schottky device includes a first diffusion region of a first conductivity type for functioning as a forward barrier height reduction region. The Schottky device further includes a second diffusion region of a second conductivity type disposed immediately adjacent to the first diffusion region for functioning as a backward blocking enhancement region to reduce the backward leakage current.Type: GrantFiled: April 20, 2005Date of Patent: July 8, 2008Assignee: Taurus Micropower, Inc.Inventors: Fuw-Iuan Hshieh, Brian Pratt
-
Patent number: 7391056Abstract: Electron-hole production at a Schottky barrier has recently been observed experimentally as a result of chemical processes. This conversion of chemical energy to electronic energy may serve as a basic link between chemistry and electronics and offers the potential for generation of unique electronic signatures for chemical reactions and the creation of a new class of solid state chemical sensors. Detection of the following chemical species was established: hydrogen, deuterium, carbon monoxide, molecular oxygen. The detector (1b) consists of a Schottky diode between an Si layer and an ultrathin metal layer with zero force electrical contacts.Type: GrantFiled: September 28, 2005Date of Patent: June 24, 2008Assignee: Adrena, Inc.Inventors: Eric W. McFarland, Henry W. Weinberg, Hermann Nienhaus, Howard S. Bergh, Brian Gergen, Arunava Mujumdar
-
Publication number: 20080135970Abstract: High voltage schottky diodes are provided including a first conductivity type semiconductor substrate and a second conductivity type well region defined by the substrate. A first conductive film is provided on a surface of the substrate including the well. A conductive electrode is provided on at least one side of the first conductive film above the substrate including the well. An insulating film is provided between the conductive electrode and the substrate. A cathode contact region is provided outside the conductive electrode remote from the first conductive film. The cathode contact region is doped with high concentration impurities having a second conductive type.Type: ApplicationFiled: November 29, 2007Publication date: June 12, 2008Inventors: Yong-don Kim, Sun-hyun Kim, Jung-soo Yoo, Ji-hoon Cho, Seung-teck Lee
-
Publication number: 20080135969Abstract: The semiconductor device includes a first conductive type semiconductor substrate; a Schottky electrode forming a Schottky interface between a surface of the semiconductor substrate and itself; a leakage suppression structure, formed in a surface region of the semiconductor substrate, for suppressing a leakage current by generating a depletion layer when a reverse bias voltage is applied between the Schottky electrode and the semiconductor substrate; and a highly doped layer formed in the surface region of the semiconductor substrate in a region between the surface and the leakage suppression structure, the highly doped layer being the first conductive type, exhibiting a higher impurity concentration than the semiconductor substrate, and forming the Schottky interface between the Schottky electrode and itself.Type: ApplicationFiled: April 10, 2006Publication date: June 12, 2008Applicant: ROHM CO., LTDInventor: Kenichi Yoshimochi
-
Patent number: 7385263Abstract: The present invention is related to a metal-oxide semiconductor field-effect transistor (MOSFET) having a symmetrical layout such that the resistance between drains and sources is reduced, thereby reducing power dissipation. Drain pads, source pads, and gates are placed on the MOSFET such that the distances between drains, sources, and gates are optimized to reduce resistance and power dissipation. The gates may be arranged in a trapezoidal arrangement in order to maximize a ratio of the gate widths to gate lengths for current driving while reducing resistance and power dissipation.Type: GrantFiled: May 2, 2006Date of Patent: June 10, 2008Assignee: Atmel CorporationInventors: Maud Pierrel, Bilal Manai
-
Patent number: 7385271Abstract: Electro-hole production at a Schottky barrier has recently been observed experimentally as a result of chemical processes. This conversion of chemical energy to electronic energy may serve as a basic link between chemistry and electronics and offers the potential for generation of unique electronic signatures for chemical reactions and the creation of a new class of solide state chemical sensors. Detection of the following chemical species was established: hydrogen, deuterium, carbon monoxide, molecular oxygen. The detector (1b) consists of a Schottky diode between an Si layer and an ultrathin metal layer with zero force electrical contacts.Type: GrantFiled: April 29, 2005Date of Patent: June 10, 2008Assignee: Adrena, Inc.Inventors: Eric W. McFarland, Henry W. Weinberg, Hermann Nienhaus, Howard S. Bergh, Brian Gergen, Arunava Mujumdar
-
Patent number: 7382035Abstract: A low leakage Schottky diode and fabrication method thereof. The Schottky diode includes a n-type semiconductor; an anode having a circular periphery formed in a region above the n-type semiconductor; and a cathode formed in a region above the n-type semiconductor and having a pattern surrounding and set apart from the outer periphery of the anode. Because there are no edges at the anode and cathode interface, leakage current is minimized.Type: GrantFiled: February 17, 2006Date of Patent: June 3, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-sik Shim, Young-hoon Min, Il-jong Song, Ja-nam Ku, Hyung Choi
-
Publication number: 20080116538Abstract: A multigate Schottky diode comprising an electrically conducting active semiconductor region; first and second electrically connected metallic contact arms on the active semiconductor region forming ohmic contacts therewith; the ohmic contacts being spaced apart on the active semiconductor region to define a gate receiving channel therebetween. a plurality of electrically connected metallic gate fingers, the metallic gate fingers being in contact with the active semiconductor region to form Schottky junctions, the Schottky junctions being spaced apart on the active semiconductor region and extending at least partially along the gate receiving channel.Type: ApplicationFiled: November 21, 2007Publication date: May 22, 2008Applicant: FILTRONIC COMPOUND SEMICONDUCTORS LIMITEDInventors: Ronald Arnold, Dennis Michael Brookbanks
-
Patent number: 7375407Abstract: A Schottky barrier diode includes a first semiconductor layer and a second semiconductor layer successively formed above a substrate; and a high-resistance region formed in the first semiconductor layer and the second semiconductor layer and having higher resistance than the first semiconductor layer and the second semiconductor layer. A Schottky electrode and an ohmic electrode spaced from each other are formed on the second semiconductor layer in a portion surrounded with the high-resistance region.Type: GrantFiled: November 14, 2005Date of Patent: May 20, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Manabu Yanagihara, Yasuhiro Uemoto, Tsuyoshi Tanaka, Daisuke Ueda
-
Patent number: 7359672Abstract: An apparatus for frequency up conversion and down conversion using frequency multiplier circuits. The frequency multiplier circuits receive a lower frequency signal and are operated in a forward direction to provide a higher frequency output. The same frequency multiplier circuits are operated in a reverse direction by receiving a higher frequency signal and producing a lower frequency output. The frequency multiplier circuits preferably use heterojunction barrier varactor diodes to eliminate the need for DC bias or idler circuitry.Type: GrantFiled: February 28, 2007Date of Patent: April 15, 2008Assignee: HRL Laboratories, LLCInventor: Jonathan J. Lynch
-
Patent number: 7355260Abstract: A conductive layer includes a first portion that forms a Schottky region with an underlying first region having a first conductivity type. A second region of a second conductivity type underlies the first region, where the second conductivity type is opposite the first conductivity type. A third region of the first conductivity type immediately underlies the second region and is electrically coupled to a cathode of the device.Type: GrantFiled: June 30, 2004Date of Patent: April 8, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Vishnu K. Khemka, Vijay Parthasarathy, Ronghua Zhu, Amitava Bose
-
Patent number: 7345350Abstract: A method for forming a conductive via in a semiconductor component is disclosed. The method includes providing a substrate having a first surface and an opposing, second surface. At least one hole is formed in the substrate extending between the first surface and the opposing, second surface. A seed layer is formed on a sidewall defining the at least one hole of the substrate and coated with a conductive layer, and a conductive or nonconductive filler material is introduced into the remaining space within the at least one hole. A method of forming a conductive via through a substrate using a blind hole is also disclosed. Semiconductor components and electronic systems having substrates including the conductive via of the present invention are also disclosed.Type: GrantFiled: September 23, 2003Date of Patent: March 18, 2008Assignee: Micron Technology, Inc.Inventor: Nishant Sinha
-
Patent number: 7332787Abstract: An integrated circuit structure in which a plurality of Schottky diodes and a capacitor are integrally formed. The integrated circuit structure includes a substrate including an N-type semiconductor doped with N-type impurities and a P-type semiconductor doped with P-type impurities; a first conductive layer laminated on the substrate so that the first conductive layer is electrically connected to the N-type semiconductor and the P-type semiconductor; a dielectric layer laminated on an upper surface of the first conductive layer; and a second conductive layer laminated on an upper surface of the dielectric layer so that the second conductive layer forms a capacitor together with the first conductive layer and the dielectric layer. Accordingly, when the integrated circuit structure is used in a rectification circuit, the size of an entire circuit can be reduced.Type: GrantFiled: June 8, 2005Date of Patent: February 19, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Ja-nam Ku, Seong-hearn Lee, Il-jong Song, Young-hoon Min, Sang-wook Kwon
-
Patent number: 7329937Abstract: A semiconductor structure and a method for forming the same. The structure includes (a) a semiconductor channel region, (b) a semiconductor source block in direct physical contact with the semiconductor channel region; (c) a source contact region in direct physical contact with the semiconductor source block, wherein the source contact region comprises a first electrically conducting material, and wherein the semiconductor source block physically isolates the source contact region from the semiconductor channel region, and (d) a drain contact region in direct physical contact with the semiconductor channel region, wherein the semiconductor channel region is disposed between the semiconductor source block and the drain contact region, and wherein the drain contact region comprises a second electrically conducting material; and (e) a gate stack in direct physical contact with the semiconductor channel region.Type: GrantFiled: April 27, 2005Date of Patent: February 12, 2008Assignee: International Business Machines CorporationInventor: Edward J. Nowak
-
Publication number: 20080012089Abstract: In one embodiment, a Schottky diode is formed on a doped region having a thickness less than about eighteen microns.Type: ApplicationFiled: July 14, 2006Publication date: January 17, 2008Inventors: Rogelio J. Moreno, Linghui Chen
-
Publication number: 20080006898Abstract: A semiconductor switching element, wherein on a semiconductor layer formed on a substrate, or on a semiconductor substrate, a source electrode and a drain electrode are disposed at a predetermined interval in a direction along a surface of the substrate; and a second gate electrode is provided between the source electrode and the drain electrode, the second gate electrode is electrically connected with the source electrode and structured with two types of electrode material layers having Schottky barriers of different heights from each other.Type: ApplicationFiled: June 29, 2007Publication date: January 10, 2008Applicant: Sharp Kabushiki KaishaInventors: Norimasa Yafune, John Kevin Twynam
-
Patent number: 7312510Abstract: A device using an ambipolar transport of an SB-MOSFET and a method for operating the same are provided. The SB-MOSFET includes: a silicon channel region; a source and a drain contacted on both sides of the channel region and formed of material including metal layer; and a gate formed on the channel region, with a gate dielectric layer interposed therebetween. Positive (+), 0 or negative (?) gate voltage is selectively applied to the gate, the channel becomes off-state when the gate voltage between a negative threshold voltage and a positive threshold voltage is applied, and the channel becomes a first on-state and a second on-state when the gate voltage is lower than the negative threshold voltage or higher than the positive threshold voltage. Accordingly, it is possible to implement three current states, that is, hole current, electron current, and no current. The SB-MOSFET can be applied to a multi-bit memory and/or multi-bit logic device.Type: GrantFiled: July 22, 2005Date of Patent: December 25, 2007Assignee: Electronics and Telecommunications Research InstituteInventors: Jae Heon Shin, Moon Gyu Jang, Yark Yeon Kim, Seong Jae Lee
-
Publication number: 20070290289Abstract: A diode conducts current between an anode terminal and a cathode terminal. The diode includes a parasitic transistor formed between one of the terminals and the substrate. The diode also includes a second transistor that competes with the parasitic transistor to direct current flow between the anode terminal and the cathode terminal.Type: ApplicationFiled: June 19, 2006Publication date: December 20, 2007Applicant: Polar Semiconductor, Inc.Inventors: Steven L. Kosier, David M. Elwood
-
Patent number: 7294860Abstract: A switching element combining a self-aligned, vertical junction field effect transistor with etched-implanted gate and an integrated antiparallel Schottky barrier diode is described. The anode of the diode is connected to the source of the transistor at the device level in order to reduce losses due to stray inductances. The SiC surface in the SBD anode region is conditioned through dry etching to achieve a low Schottky barrier height so as to reduce power losses associated with the turn on voltage of the SBD.Type: GrantFiled: July 8, 2005Date of Patent: November 13, 2007Assignees: Mississippi State University, SemiSouth Laboratories, Inc.Inventors: Michael S. Mazzola, Joseph N. Merrett
-
Patent number: 7282778Abstract: Electron-hole production at a Schottky barrier has recently been observed experimentally as a result of chemical processes. This conversion of chemical energy to electronic energy may serve as a basic link between chemistry and electronics and offers the potential for generation of unique electronic signatures for chemical reactions and the creation of a new class of solid state chemical sensors. Detection of the following chemical species was established: hydrogen, deuterium, carbon monoxide, molecular oxygen. The detector (1b) consists of a Schottky diode between an Si layer and an ultrathin metal layer with zero force electrical contacts.Type: GrantFiled: November 7, 2005Date of Patent: October 16, 2007Assignee: Adrena, Inc.Inventors: Eric W. McFarland, Henry W. Weinberg, Hermann Nienhaus, Howard S. Bergh, Brian Gergen, Arunava Mujumdar