Chemical Etching (epo) Patents (Class 257/E21.219)
-
Patent number: 11824103Abstract: In a method of manufacturing a semiconductor device, a fin structure protruding from an isolation insulating layer disposed over a substrate is formed, a sacrificial gate dielectric layer is formed over the fin structure, a polysilicon layer is formed over the sacrificial gate dielectric layer, a mask pattern is formed over the polysilicon layer, and the polysilicon layer is patterned into a sacrificial gate electrode using the mask pattern as an etching mask. The sacrificial gate electrode has a narrow portion above a level of a top of the fin structure such that a width of the sacrificial gate electrode decreases, takes a local minimum, and then increases from the top of the fin structure.Type: GrantFiled: April 23, 2021Date of Patent: November 21, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Wei Pan, Jen-Chih Hsueh, Li-Feng Chu, Chih-Teng Liao
-
Patent number: 11802240Abstract: A silicon etching solution including a component which is a quaternary ammonium hydroxide represented by Formula (A-1), and a component which is a nonionic surfactant, in which an HLB value of the quaternary ammonium hydroxide is in a range of 12 to 15; in Formula (A-1), R1 to R4 each independently represent a monovalent hydrocarbon group, and the total number of carbon atoms contained in R1 to R4 is 10 or greaterType: GrantFiled: March 10, 2022Date of Patent: October 31, 2023Assignee: TOKYO OHKA KOGYO CO., LTD.Inventors: Ming-Yen Chung, Masaru Takahama
-
Patent number: 11545360Abstract: A manufacturing method of a semiconductor device includes forming a hard mask layer and a photoresist on a substrate having a layer to be etched, and performing exposure and development such that the patterned photoresist has first trenches and to expose the hard mask layer, wherein ends of the first trenches have a width gradually decreased toward an end point. The exposed hard mask layer is removed using the patterned photoresist to transfer the pattern of the first trenches to the hard mask layer such that the patterned hard mask layer has second trenches, and the ends of the second trenches have a width gradually decreased toward an end point. Spacers are formed on inner walls of the second trenches. The hard mask layer is removed such that the layer to be etched is exposed. The exposed layer to be etched is removed using the spacers as an etch mask.Type: GrantFiled: September 26, 2020Date of Patent: January 3, 2023Assignee: Winbond Electronics Corp.Inventors: Tsung-Wei Lin, Kun-Che Wu, Chun-Sheng Wu
-
Patent number: 11183396Abstract: A substrate processing method according to the present disclosure includes heating and removing. The heating includes heating a substrate with a copper film that is formed thereon. The removing includes removing a copper film that is formed on a peripheral part of the substrate after the heating by supplying a processing liquid that contains an acidic chemical liquid to the peripheral part.Type: GrantFiled: April 7, 2020Date of Patent: November 23, 2021Assignee: TOKYO ELECTRON LIMITEDInventor: Shinichiro Shimomura
-
Patent number: 11049797Abstract: The present disclosure provides a semiconductor structure, including: a semiconductor device layer including a first surface and a second surface, wherein the first surface is at a front side of the semiconductor device layer, and the second surface is at a backside of the semiconductor device layer; an insulating layer above the second surface of the semiconductor device; and a through-silicon via (TSV) traversing the insulating layer. Associated manufacturing methods of the same are also provided.Type: GrantFiled: April 15, 2016Date of Patent: June 29, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yu-Hung Cheng, Shih-Pei Chou, Yeur-Luen Tu, Alexander Kalnitsky, Tung-I Lin, Wei-Li Chen
-
Patent number: 10840080Abstract: Methods of forming SOI substrates are disclosed. In some embodiments, an epitaxial layer and an oxide layer are formed on a sacrificial substrate. An etch stop layer is formed in the epitaxial layer. The sacrificial substrate is bonded to a handle substrate at the oxide layer. The sacrificial substrate is removed. The epitaxial layer is partially removed until the etch stop layer is exposed.Type: GrantFiled: January 3, 2018Date of Patent: November 17, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Alex Usenko
-
Patent number: 10593549Abstract: An example embodiment may include a method for defining patterns for conductive paths in a dielectric layer. The method may include (a) forming a mask layer on the dielectric layer, (b) forming on the mask layer a set of longitudinally and parallel extending mask features, each mask feature including a mandrel having a pair of side wall spacers, the mask features being spaced apart such that gaps are formed between the mask features, (c) depositing an organic spin-on layer covering the set of mask features and filling the gaps, (d) etching a first trench in the organic spin-on layer, the first trench extending across at least a subset of the gaps and exposing the mask layer, and (e) depositing in a spin-on process a planarization layer covering the organic spin-on layer and filling the first trench.Type: GrantFiled: February 27, 2018Date of Patent: March 17, 2020Assignee: Imec vzwInventor: Frederic Lazzarino
-
Patent number: 10522395Abstract: A metal pattern comprising interconnected small metal segments, medium metal segments, and large metal segments. At least one of the small metal segments comprises a pitch of less than about 45 nm and the small metal segments, medium metal segments, and large metal segments are separated from one another by variable spacing. Semiconductor devices comprising initial metallizations, systems comprising the metal pattern, and methods of forming a pattern are also disclosed.Type: GrantFiled: August 21, 2018Date of Patent: December 31, 2019Assignee: Micron Technology, Inc.Inventors: Scott L. Light, Richard J. Hill
-
Patent number: 10507466Abstract: Techniques relate to forming a sorting device. A mesh is formed on top of a substrate. Metal assisted chemical etching is performed to remove substrate material of the substrate at locations of the mesh. Pillars are formed in the substrate by removal of the substrate material. The mesh is removed to leave the pillars in a nanopillar array. The pillars in the nanopillar array are designed with a spacing to sort particles of different sizes such that the particles at or above a predetermined dimension are sorted in a first direction and the particles below the predetermined dimension are sorted in a second direction.Type: GrantFiled: April 27, 2016Date of Patent: December 17, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huan Hu, Joshua T. Smith, Gustavo A. Stolovitzky, Benjamin H. Wunsch
-
Patent number: 10395986Abstract: A method is presented for creating a fully-aligned via (FAV) by employing selective metal deposition. The method includes forming metal lines within a first inter-layer dielectric (ILD) layer, forming a second ILD layer over the first ILD layer, forming a lithographic stack over the second ILD layer to define areas where via growth is prevented, recessing the lithographic stack to expose a top surface of the metal lines where via growth is permitted by the lithographic stack, and performing metal growth over the exposed top surface of the metal lines where via growth is permitted.Type: GrantFiled: May 30, 2018Date of Patent: August 27, 2019Assignee: International Business Machines CorporationInventors: Benjamin D. Briggs, James J. Kelly, Donald F. Canaperi, Michael Rizzolo, Lawrence A. Clevenger
-
Patent number: 10328547Abstract: A grinding apparatus includes a chuck table for holding a wafer having a modified layer near the front side or a groove on the front side, the groove having a depth not less than a finished thickness of the wafer, a grinding unit for grinding the back side of the wafer to divide the wafer into a plurality of chips, a die strength measuring unit for measuring the die strength of any one of the chips, and a control unit for controlling each component according to a measured value of die strength. The control unit determines that grinding is not to be performed on the remaining wafers stored in the cassette when the measured value is less than a threshold value, and determines that grinding is to be performed on the remaining wafers when the measured value is greater than or equal to the threshold value.Type: GrantFiled: October 11, 2017Date of Patent: June 25, 2019Assignee: Disco CorporationInventor: Kazuma Sekiya
-
Patent number: 10192732Abstract: A chemical solution cleaning process for removing backside contamination prior to metallization involves selective chemistries of a mixture containing NH4OH and H2O2 that may be diluted to specific concentrations depending upon the topside metal and passivation of a semiconductor wafer, which is applied after removing a topside protection material to protect the topside circuitry.Type: GrantFiled: November 4, 2016Date of Patent: January 29, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Qin Xu Yu, Tian Yi Zhang, Jian Jun Kong
-
Patent number: 10068778Abstract: This plasma processing method includes a film formation step, a plasma processing step and a removal step. In the film formation step, a silicon oxide film is formed on the surface of a member within a chamber by means of plasma of an oxygen-containing gas and a silicon-containing gas at a flow rate ratio of the oxygen-containing gas to the silicon-containing gas of 0.2-1.4. In the plasma processing step, after the formation of the silicon oxide film on the surface of the member, an object to be processed that has been carried into the chamber is subjected to plasma processing with use of plasma of a processing gas. In the removal step, after carrying the plasma-processed object out of the chamber, the silicon oxide film is removed from the surface of the member by means of plasma of a fluorine-containing gas.Type: GrantFiled: May 20, 2015Date of Patent: September 4, 2018Assignee: TOKYO ELECTRON LIMITEDInventors: Yusuke Hirayama, Masaaki Miyagawa
-
Patent number: 10026694Abstract: A semiconductor device includes an alignment key on a substrate. The alignment key includes a first sub-alignment key pattern with a first conductive pattern, a second conductive pattern, and a capping dielectric pattern that are sequentially stacked on the substrate, an alignment key trench that penetrates at least a portion of the first sub-alignment key pattern, and a lower conductive pattern in the alignment key trench. The alignment key trench includes an upper trench that is provided in the capping dielectric pattern that has a first width, and a lower trench that extends downward from the upper trench and that has a second width less than the first width. The lower conductive pattern includes sidewall conductive patterns that are separately disposed on opposite sidewalls of the lower trench.Type: GrantFiled: May 30, 2017Date of Patent: July 17, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kiseok Lee, Sooho Shin, Juik Lee, Jun Ho Lee, Kwangmin Kim, Ilyoung Moon, Jemin Park, Bumseok Seo, Chan-Sic Yoon, Hoin Lee
-
Patent number: 9960048Abstract: A surface machining method for a single crystal SiC substrate, including: a step of mounting a grinding plate which includes a soft pad and a hard pad sequentially attached onto a base metal having a flat surface, a step of generating an oxidation product by using the grinding plate, and a step of grinding the surface while removing the oxidation product, wherein abrasive grains made of at least one metallic oxide that is softer than single crystal SiC and has a bandgap are fixed to the surface of the hard pad.Type: GrantFiled: March 2, 2017Date of Patent: May 1, 2018Assignee: SHOWA DENKO K.K.Inventors: Takanori Kido, Tomohisa Kato
-
Patent number: 9958794Abstract: According to one embodiment, a management method of a manufacturing apparatus of a semiconductor device, the method includes measuring a weight of a pre-exposure substrate including a semiconductor substrate and a resist film provided on the semiconductor substrate, performing an exposure process for the resist film, measuring a weight of a post-exposure substrate including the semiconductor substrate and the resist film after the exposure process is performed, and acquiring a weight difference between the weight of the pre-exposure substrate and the weight of the post-exposure substrate.Type: GrantFiled: August 26, 2015Date of Patent: May 1, 2018Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Eishi Shiobara
-
Patent number: 9865613Abstract: There is provided a semiconductor device having an arrangement structure in which high-density line patterns having relatively small widths and relatively tight pitches may be formed. The semiconductor device includes a plurality of line patterns that are spaced apart from one another. The plurality of line patterns include a plurality of main lines that have a first gap therebetween and extend in a first direction and a plurality of sublines that are bent from one end of each of the plurality of main lines. The plurality of sublines have therebetween a distance that is greater than the first gap, and may be spaced apart from extension lines that extend from the one end of each of the plurality of main lines corresponding to the plurality of sublines in the first direction.Type: GrantFiled: March 2, 2016Date of Patent: January 9, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-min Lee, Ho-jun Seong, Jae-ho Ahn
-
Patent number: 9859366Abstract: A process for etching a substrate comprising polycrystalline silicon to form silicon nanostructures includes depositing metal on top of the substrate and contacting the metallized substrate with an etchant aqueous solution comprising about 2 to about 49 weight percent HF and an oxidizing agent.Type: GrantFiled: October 27, 2015Date of Patent: January 2, 2018Assignee: Advanced Silicon Group, Inc.Inventors: Brent A. Buchine, Marcie R. Black, Faris Modawar
-
Patent number: 9809882Abstract: A process for depositing a metal includes disposing an activating catalyst on a substrate; contacting the activating catalyst with a metal cation from a vapor deposition composition; contacting the substrate with a reducing anion from the vapor deposition composition; performing an oxidation-reduction reaction between the metal cation and the reducing anion in a presence of the activating catalyst; and forming a metal from the metal cation to deposit the metal on the substrate. A system for depositing a metal includes an activating catalyst to deposit on a substrate; and a primary reagent to form: a metal cation to deposit on the substrate as a metal; and a reducing anion to provide electrons to the activating catalyst, the metal cation, the substrate, or a combination thereof, wherein the primary reagent forms the metal cation and the reducing anion in response to being subjected to a dissociating condition.Type: GrantFiled: January 14, 2015Date of Patent: November 7, 2017Assignee: The United States of America, as represented by the Secretary of CommerceInventor: Owen Hildreth
-
Patent number: 9786762Abstract: A semiconductor device includes a semiconductor substrate; a gate insulating film provided on the semiconductor substrate; a gate electrode having a metal layer, a metal oxide layer and a silicon layer containing a dopant, provided sequentially on the gate insulating film; and a transistor having a gate insulating film and a gate electrode.Type: GrantFiled: August 22, 2013Date of Patent: October 10, 2017Assignee: LONGITUDE SEMICONDUCTOR S.A.R.L.Inventors: Hiromu Yamaguchi, Kazuaki Tonari
-
Patent number: 9768017Abstract: The invention provides a method of epitaxial structure formation in a semiconductor, comprising: providing a substrate; performing a dry etch to form a first recess; after performing the dry etch, performing a SPM cleaning process on the substrate by using a nozzle spraying SPM solution with an angle greater than zero and less than 45 degrees relative to the substrate; after performing the SPM cleaning process, performing a wet etch to form a second recess; after performing the wet etch, performing a pre-epi cleaning process; and growing an epitaxial structure in the second recess.Type: GrantFiled: March 15, 2016Date of Patent: September 19, 2017Assignee: UNITED MICROELECTRONICS CORPORATIONInventor: Tsung-Hsun Tsai
-
Patent number: 9711419Abstract: Embodiments described relate to a method and apparatus for reducing lithographic distortion. A backside of a semiconductor substrate may be texturized. Then a lithographic process may be performed on the semiconductor substrate having the texturized backside.Type: GrantFiled: August 22, 2015Date of Patent: July 18, 2017Assignee: TOKYO ELECTRON LIMITEDInventors: Carlos A. Fonseca, Benjamen M. Rathsack, Jeffrey Smith, Anton J. deVilliers, Lior Huli, Teruhiko Kodama, Joshua S. Hooge
-
Patent number: 9704738Abstract: Bonded semiconductor device structures and device structure fabrication processes to obviate the need for SOI wafers in many device fabrication applications are disclosed. In some examples, multiple etch stop layers are formed in situ during fabrication of an active device structure on a bulk semiconductor wafer. The etch stop layers are incorporated into in a layer transfer process to enable very thin high quality active device layers of substantially uniform across-wafer thickness to be separated from bulk semiconductor wafers and bonded to handle wafers. As a result, these examples can produce high-performance and low-power semiconductor devices while avoiding the high cost of SOI wafers.Type: GrantFiled: June 16, 2015Date of Patent: July 11, 2017Assignee: QUALCOMM IncorporatedInventor: Sinan Goktepeli
-
Patent number: 9502499Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a substrate having a first trench between a first active region and a second active region of the substrate. The semiconductor device structure includes an isolation structure in the first trench. The isolation structure includes a liner layer, an insulating layer, and an isolation layer. The liner layer covers an inner wall and a bottom surface of the first trench. The insulating layer covers the liner layer and has a second trench in the first trench. The isolation layer is over the insulating layer and fills the second trench. A first thickness of the insulating layer is greater than a second thickness of the liner layer.Type: GrantFiled: February 13, 2015Date of Patent: November 22, 2016Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Ji-Feng Liu
-
Patent number: 9463553Abstract: A method of making a polishing layer for polishing a substrate is provided, comprising: providing a liquid prepolymer material; providing a plurality of hollow microspheres; exposing the plurality of hollow microspheres to a vacuum to form a plurality of exposed hollow microspheres; treating the plurality of exposed hollow microspheres with a carbon dioxide atmosphere to form a plurality of treated hollow microspheres; combining the liquid prepolymer material with the plurality of treated hollow microspheres to form a curable mixture; allowing the curable mixture to undergo a reaction to form a cured material, wherein the reaction is allowed to begin ?24 hours after the formation of the plurality of treated hollow microspheres; and, deriving at least one polishing layer from the cured material; wherein the at least one polishing layer has a polishing surface adapted for polishing the substrate.Type: GrantFiled: February 19, 2014Date of Patent: October 11, 2016Assignee: Rohm and Haas Electronic Materials CMP Holdings, Inc.Inventors: David Kolesar, Aaron Sarafinas, Alan Saikin, Robert L. Post
-
Patent number: 9463550Abstract: A method of making a polishing layer for polishing a substrate selected from at least one of a magnetic substrate, an optical substrate and a semiconductor substrate is provided, comprising: providing a liquid prepolymer material; providing a plurality of hollow microspheres; exposing the plurality of hollow microspheres to a carbon dioxide atmosphere for an exposure period to form a plurality of treated hollow microspheres; combining the liquid prepolymer material with the plurality of treated hollow microspheres to form a curable mixture; allowing the curable mixture to undergo a reaction to form a cured material, wherein the reaction is allowed to begin ?24 hours after the formation of the plurality of treated hollow microspheres; and, deriving at least one polishing layer from the cured material; wherein the at least one polishing layer has a polishing surface adapted for polishing the substrate.Type: GrantFiled: February 19, 2014Date of Patent: October 11, 2016Assignee: Rohm and Haas Electronic Materials CMP Holdings, Inc.Inventors: George McClain, Alan Saikin, David Kolesar, Aaron Sarafinas, Robert L. Post
-
Patent number: 9230824Abstract: Provided is a method of manufacturing a semiconductor device. The method includes providing an object to be processed including a multilayer film formed by alternately laminating a first film and a second film having different dielectric coefficients within a processing container of a plasma processing apparatus; and repeatedly performing a sequence including: supplying a first gas including O2 gas or N2 gas, and a rare gas into the processing container and exciting the first gas, supplying a second gas including a fluorocarbon gas or a fluorohydrocarbon gas into the processing container and exciting the second gas, and supplying a third gas including HBr gas, a fluorine-containing gas, and a fluorocarbon gas or a fluorohydrocarbon gas into the processing container and exciting the third gas, so that the multilayer film is etched through a mask.Type: GrantFiled: December 18, 2014Date of Patent: January 5, 2016Assignee: TOKYO ELECTRON LIMITEDInventors: Wataru Takayama, Shoichiro Matsuyama, Susumu Nogami, Daisuke Tamura, Kyosuke Hayashi, Jun Kawanobe
-
Patent number: 9040431Abstract: A method for processing a silicon wafer is provided. The method includes allowing an etchant to flow along a surface of the silicon wafer to form a line in which a plurality of apertures are arranged in a flow direction of the etchant from an upstream side to a downstream side. The apertures arranged in the line include a first aperture formed on the most upstream side and a second aperture formed downstream of the first aperture in the flow direction of the etchant. The first aperture and the second aperture are subjected to different processes after being formed.Type: GrantFiled: June 24, 2013Date of Patent: May 26, 2015Assignee: Canon Kabushiki KaishaInventors: Hirohisa Fujita, Shuji Koyama, Keiji Matsumoto, Kenta Furusawa
-
Patent number: 9041119Abstract: A method of forming transistors with close proximity stressors to channel regions of the transistors is provided. The method includes forming a first transistor, in a first region of a substrate, having a gate stack on top of the first region of the substrate and a set of spacers adjacent to sidewalls of the gate stack, the first region including a source and drain region of the first transistor; forming a second transistor, in a second region of the substrate, having a gate stack on top of the second region of the substrate and a set of spacers adjacent to sidewalls of the gate stack, the second region including a source and drain region of the second transistor; covering the first transistor with a photo-resist mask without covering the second transistor; creating recesses in the source and drain regions of the second transistor; and forming stressors in the recesses.Type: GrantFiled: May 7, 2012Date of Patent: May 26, 2015Assignees: International Business Machines Corporation, GlobalFoundries, Inc.Inventors: Desmond J. Donegan, Jr., Abhishek Dube, Steven Jones, Jophy S. Koshy, Viorel Ontalus
-
Patent number: 9034736Abstract: The present invention provides a method of patterning an electronic or photonic material on a substrate comprising: forming a film of said electronic or photonic material on said substrate; and using a fluoropolymer to protect regions of said electronic or photonic material during a patterning process.Type: GrantFiled: July 9, 2010Date of Patent: May 19, 2015Assignee: Cambridge Enterprise LimitedInventors: Henning Sirringhaus, Jui-Fen Chang, Michael Gwinner
-
Patent number: 9018776Abstract: A hard mask composition includes a solvent and an aromatic ring-containing compound represented by the following Chemical Formula 1:Type: GrantFiled: September 23, 2011Date of Patent: April 28, 2015Assignee: Cheil Industries, Inc.Inventors: Jee-Yun Song, Min-Soo Kim, Hwan-Sung Cheon, Seung-Bae Oh, Yoo-Jeong Choi
-
Patent number: 9006010Abstract: Radiation detectors and methods of fabricating radiation detectors are provided. One method includes mechanically polishing at least a first surface of a semiconductor wafer using a polishing sequence including a plurality of polishing steps, wherein a last polishing step of the polishing sequence includes polishing with a slurry having a grain size smaller than about 0.1 ?m to create a polished first surface. The method also includes applying (i) an encapsulation layer on a top of the polished first surface to seal the polished first surface and (ii) a photoresist layer on top of the encapsulation layer on the polished first surface. The method further includes creating undercuts of the encapsulation layer under the photoresist layer. The method additionally includes partially etching the polished first surface of the semiconductor via the openings in the photoresist layer and in the encapsulation layer to partially etch the semiconductor creating etched regions.Type: GrantFiled: November 22, 2011Date of Patent: April 14, 2015Assignee: General Electric CompanyInventors: Arie Shahar, Eliezer Traub, Diego Sclar, Peter Rusian
-
Patent number: 8993708Abstract: A carbazole polymer including a repeating unit represented by Formula 1 and having excellent one electron oxidation-state stability, wherein, in Formula 1, R1-R4 each independently represents an alkyl group having 1-60 carbon atoms, a haloalkyl group having 1-60 carbon atoms, or similar, Cz represents a divalent group including a carbazole skeleton represented by Formula 2, and Ar represents a divalent aromatic ring or similar; wherein, in Formula 2, R5 represents a hydrogen atom, an alkyl group having 1-60 carbon atoms, or similar, R6-R11 each independently represents a hydrogen atom, a halogen atom, or similar, and m represents an integer 1-10.Type: GrantFiled: January 22, 2013Date of Patent: March 31, 2015Assignee: Nissan Chemical Industries, Ltd.Inventors: Yuki Shibano, Takuji Yoshimoto
-
Patent number: 8987807Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes first to n-th semiconductor layers which are stacked in a first direction perpendicular to a surface of a semiconductor substrate and which extend in a second direction parallel to the surface of the semiconductor substrate, an electrode which extends in the first direction along side surfaces of the first to n-th semiconductor layers, the side surfaces of the first to n-th semiconductor layers exposing in a third direction perpendicular to the first and second directions, and first to n-th charge storage layers located between the first to n-th semiconductor layers and the electrode respectively. The first to n-th charge storage layers are separated from each other in areas between the first to n-th semiconductor layers.Type: GrantFiled: September 19, 2012Date of Patent: March 24, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Shosuke Fujii, Kiwamu Sakuma, Jun Fujiki, Atsuhiro Kinoshita
-
Patent number: 8987781Abstract: An improved structure of heterojunction field effect transistor (HFET) and a fabrication method thereof are disclosed. The improved HFET structure comprises sequentially a substrate, a channel layer, a spacing layer, a carrier supply layer, a Schottky layer, a Schottky capping layer formed by a higher energy gap material, a tunneling layer formed by a lower energy gap material, a first etching stop layer, and a first n type doped layer.Type: GrantFiled: April 7, 2011Date of Patent: March 24, 2015Assignee: Win Semiconductors Corp.Inventors: Cheng-Guan Yuan, Shih-Ming Liu
-
Patent number: 8981507Abstract: According to one embodiment, a method for manufacturing a nonvolatile memory device including a plurality of memory cells is disclosed. Each of the plurality of memory cells includes a base layer including a first electrode, a magnetic tunnel junction device provided on the base layer, and a second electrode provided on the magnetic tunnel junction device. The magnetic tunnel junction device includes a first magnetic layer, a tunneling barrier layer provided on the first magnetic layer, and a second magnetic layer provided on the tunneling barrier layer. The method can include etching a portion of the second magnetic layer and a portion of the first magnetic layer by irradiating gas clusters onto a portion of a surface of the second magnetic layer or a portion of a surface of the first magnetic layer.Type: GrantFiled: June 27, 2012Date of Patent: March 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Shigeki Takahashi, Kyoichi Suguro, Junichi Ito, Yuichi Ohsawa, Hiroaki Yoda
-
Patent number: 8980748Abstract: A substrate polishing method, a semiconductor device and a fabrication method for a semiconductor device are disclosed by which high planarization polishing can be achieved. In the substrate polishing method, two or more different slurries formed from ceria abrasive grains having different BET values from each other are used to carry out two or more stages of chemical-mechanical polishing processing of a polishing object oxide film on a substrate to flatten the polishing object film.Type: GrantFiled: January 3, 2008Date of Patent: March 17, 2015Assignee: Sony CorporationInventors: Hiroko Nakamura, Takaaki Kozuki, Takayuki Enomoto, Yuichi Yamamoto
-
Patent number: 8981461Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a fin-type stacked layer structure in which a first insulating layer, a first semiconductor layer, . . . an n-th insulating layer, an n-th semiconductor layer, and an (n+1)-th insulating layer (n is a natural number equal to or more than 2) are stacked in order thereof in a first direction perpendicular to a surface of a semiconductor substrate and which extends in a second direction parallel to the surface of the semiconductor substrate, first to n-th memory strings which use the first to n-th semiconductor layers as channels respectively, a common semiconductor layer which combines the first to n-th semiconductor layers at first ends of the first to n-th memory strings in the second direction.Type: GrantFiled: September 19, 2012Date of Patent: March 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Shosuke Fujii, Daisuke Hagishima, Kiwamu Sakuma
-
Patent number: 8975090Abstract: A capacitance type gyro sensor includes a semiconductor substrate, a first electrode integrally including a first base portion and first comb tooth portions and a second electrode integrally including a second base portion and second comb tooth portions, formed by processing the surface portion of the semiconductor substrate. The first electrode has first drive portions that extend from opposed portions opposed to the respective second comb tooth portions on the first base portion toward the respective second comb tooth portions. The second electrode has second drive portions formed on the tip end portions of the respective second comb tooth portions opposed to the respective first drive portions. The first drive portions and the second drive portions engage with each other at an interval like comb teeth.Type: GrantFiled: July 14, 2014Date of Patent: March 10, 2015Assignee: Rohm Co., Ltd.Inventors: Goro Nakatani, Toma Fujita
-
Patent number: 8969183Abstract: Method for making thin crystalline or polycrystalline layers. The method includes electrochemically etching a crystalline silicon template to form a porous double layer thereon, the double layer including a highly porous deeper layer and a less porous shallower layer. The shallower layer is irradiated with a short laser pulse selected to recrystallize the shallower layer resulting in a crystalline layer. Silicon is deposited on the recrystallized shallower layer and the silicon is irradiated with a short laser pulse selected to crystalize the silicon leaving a layer of crystallized silicon on the template. Thereafter, the layer of crystallized silicon is separated from the template. The process of the invention can be used to make optoelectronic devices.Type: GrantFiled: October 25, 2012Date of Patent: March 3, 2015Assignees: President and Fellows of Harvard College, Massachusetts Institute of TechnologyInventors: Mark T. Winkler, Tonio Buonassisi, Riley E. Brandt, Michael J. Aziz, Austin Joseph Akey
-
Patent number: 8940640Abstract: The disclosure relates to a semiconductor device. An exemplary structure for a field effect transistor comprises a substrate comprising a major surface and a cavity below the major surface; a gate stack on the major surface of the substrate; a spacer adjoining one side of the gate stack; a shallow trench isolations (STI) region disposed on the side of the gate stack, wherein the STI region is within the substrate; and a source/drain (S/D) structure distributed between the gate stack and STI region, wherein the S/D structure comprises a strained material in the cavity, wherein a lattice constant of the strained material is different from a lattice constant of the substrate; and a S/D extension disposed between the substrate and strained material, wherein the S/D extension comprises a portion extending below the spacer and substantially vertical to the major surface.Type: GrantFiled: June 26, 2013Date of Patent: January 27, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ying Xiao
-
Patent number: 8932961Abstract: An illustrative test structure is disclosed herein that includes a plurality of first line features and a plurality of second line features. In this embodiment, each of the second line features have first and second opposing ends and the first and second line features are arranged in a grating pattern such that the first ends of the first line features are aligned to define a first side of the grating structure and the second ends of the first features are aligned to define a second side of the grating structure that is opposite the first side of the grating structure. The first end of the second line features has a first end that extends beyond the first side of the grating structure while the second end of the second line features has a first end that extends beyond the second side of the grating structure.Type: GrantFiled: February 13, 2012Date of Patent: January 13, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Sohan Mehta, Tong Qing Chen, Vikrant Chauhan, Ravi Srivastava, Catherine Labelle, Mark Kelling
-
Patent number: 8932476Abstract: Apparatuses and methods are provided where porous metal is deposited on a substrate, a mask is provided on the porous metal and then an etching is performed.Type: GrantFiled: February 7, 2013Date of Patent: January 13, 2015Assignee: Infineon Technologies AGInventors: Thomas Kunstmann, Stefan Willkofer, Anja Gissibl, Johann Strasser, Matthias Mueller, Eva-Maria Hess
-
Patent number: 8906812Abstract: A method of removing non-noble metal oxides from material (e.g., semiconductor material) used to make a microelectronic device includes providing the material comprising traces of the conducting non-noble metal oxides; applying a chemical mixture (or chemical solution) to the material; removing the traces of the non-noble metal oxides from the material; and removing the chemical mixture from the material. The non-noble metal oxides comprise MoOx, wherein x is a positive number between 0 and 3. The chemical solution comprises any one of HNO3-based chemicals, H2SO4-based chemicals, HCl-based chemicals, or NH4OH-based chemicals.Type: GrantFiled: June 22, 2011Date of Patent: December 9, 2014Assignees: Intermolecular, Inc., Elpida Memory, Inc.Inventors: Wim Deweerd, Kim Van Berkel, Hiroyuki Ode
-
Patent number: 8894867Abstract: Disclosed is a method for producing ZnO contact layers for solar cells. The layers are etched using hydrofluoric acid so as to generate a texture.Type: GrantFiled: August 7, 2010Date of Patent: November 25, 2014Assignee: Forschungszentrum Juelich GmbHInventors: Eerke Bunte, Jorj Owen, Juergen Huepkes
-
Patent number: 8889563Abstract: An aspect of the invention is to provide a method and apparatus for etching the silicon oxide layer of a semiconductor substrate, whereby the processing time for cleaning or rinsing, as well as any undesired aftereffects by residual hydrofluoric acid, may be reduced, in using the dry etching method involving the use of dense carbon dioxide that contains hydrofluoric acid, during the manufacturing process of a micro-electronic device.Type: GrantFiled: February 10, 2011Date of Patent: November 18, 2014Assignee: Pukyong National University Industry-University Cooperation FoundationInventor: Kwon-Taek Lim
-
Patent number: 8883652Abstract: A silicon etching liquid characterized by anisotropically dissolving monocrystalline silicon therein by using an aqueous solution containing a quaternary ammonium hydroxide and an aminoguanidine salt and an etching method of silicon using the instant etching liquid are an etching liquid and an etching method enabling one to perform processing at a high etching rate in etching processing of silicon, particularly in etching processing of silicon in a manufacturing process of MEMS parts or semiconductor devices.Type: GrantFiled: September 22, 2008Date of Patent: November 11, 2014Assignee: Mitsubishi Gas Chemical Company, Inc.Inventors: Kazuyoshi Yaguchi, Ryuji Sotoaka
-
Patent number: 8871550Abstract: A method for processing a wafer having microelectromechanical system structures at the first main surface includes applying a masking material at the second main surface and structuring the masking material to obtain a plurality of masked areas and a plurality of unmasked areas at the second main surface. The method further includes anisotropically etching the wafer from the second main surface at the unmasked areas to form a plurality of recesses. The masking material is then removed at least at some of the masked areas to obtain previously masked areas. The method further includes anisotropically etching the wafer from the second main surface at the unmasked areas and the previously masked areas to increase a depth of the recesses and reduce a thickness of the wafer at the previously masked areas.Type: GrantFiled: May 24, 2012Date of Patent: October 28, 2014Assignee: Infineon Technologies AGInventors: Thomas Grille, Ursula Hedenig, Martin Zgaga, Daniel Maurer
-
Patent number: 8859437Abstract: Disclosed herein is an aqueous alkaline etching solution comprising water and an alkaline material being selected from the group consisting of ammonium hydroxide, ammonium phosphate, ammonium carbonate, quaternary ammonium hydroxide, quaternary ammonium phosphate, quaternary ammonium carbonate, an alkali metal hydroxide, an alkaline earth metal hydroxide, or a combination comprising at least one of the foregoing alkaline materials; the aqueous alkaline solution being operative to etch aluminum oxide at a rate greater than or equal to about 2:1 over a rate at which it etches a metal oxide semiconductor to be protected; wherein the aqueous etching solution has a pH of 8 to 13.Type: GrantFiled: December 31, 2012Date of Patent: October 14, 2014Assignee: The Penn State Research FoundationInventors: Yuanyuan Li, Kaige Sun, Thomas N. Jackson
-
Patent number: 8860125Abstract: According to one embodiment, a memory device includes a semiconductor substrate, first, second, third and fourth fin-type stacked layer structures, each having memory strings stacked in a first direction perpendicular to a surface of the semiconductor substrate, and each extending to a second direction parallel to the surface of the semiconductor substrate, a first part connected to first ends in the second direction of the first and second fin-type stacked layer structures each other, a second part connected to first ends in the second direction of the third and fourth fin-type stacked layer structures each other, a third part connected to second ends in the second direction of the first and third fin-type stacked layer structures each other, and a fourth part connected to second ends in the second direction of the second and fourth fin-type stacked layer structures each other.Type: GrantFiled: September 3, 2013Date of Patent: October 14, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kiwamu Sakuma, Atsuhiro Kinoshita